Texas Instruments OMAPL132BZWTA2
- Part No.:
- OMAPL132BZWTA2
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 361-LFBGA
- Datasheet:
-
OMAPL132BZWTA2.pdf
- Description:
- IC MPU OMAP-L1X 200MHZ 361NFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,315
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OMAPL132BZWTA2 from Texas Instruments is a dual-core C6000™ DSP + ARM® applications processor integrating a 200-MHz ARM926EJ-S RISC MPU and a 200-MHz C674x fixed- and floating-point VLIW DSP. It delivers 1600 MIPS and 1200 MFLOPS, features 488KB on-chip RAM (including 256KB L2 unified RAM/cache), and supports DDR2/mDDR, EMIFA, USB 2.0 OTG, and 10/100 Ethernet - deployed in industrial portable navigation and smart grid substation protection systems.
For engineers reviewing the OMAPL132BZWTA2 datasheet, OMAPL132BZWTA2 pinout, OMAPL132BZWTA2 application, or OMAPL132BZWTA2 equivalent, key selection criteria include dual-core deterministic real-time processing, secure boot with AES-128/SHA-256, 128KB shared RAM for inter-processor communication, and industrial temperature support (–40°C to 105°C).
Technical Context
The OMAPL132BZWTA2 implements a tightly coupled heterogeneous architecture: the ARM926EJ-S core handles OS services and user interfaces using its 16KB I-cache and 16KB D-cache, while the C674x DSP executes signal-intensive tasks with IEEE SP/DP floating-point support and hardware-accelerated RCPxP/RSQRxP operations. Both cores share access to 128KB dedicated SRAM and the 256KB L2 memory space, enabling low-latency data exchange without bus contention.
Its peripheral subsystem integrates EDMA3 with 64 independent DMA channels, PRUSS with two 32-bit RISC co-processors (4KB IRAM + 512B DRAM each), and deterministic timing peripherals including three eCAP modules and two eHRPWMs - all synchronized via a centralized clock generator with PLL and 32-kHz RTC oscillator.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Dual-core: 200-MHz ARM926EJ-S + 200-MHz C674x DSP - enables concurrent real-time control and high-throughput signal processing. |
| Performance | 1600 MIPS / 1200 MFLOPS - sufficient for multi-channel audio analysis, motor control algorithms, and protocol stack execution. |
| On-Chip Memory | 488KB RAM total: 32KB L1P + 32KB L1D + 256KB L2 + 16KB I-Cache + 16KB D-Cache + 8KB vector RAM + 64KB ROM - eliminates need for external cache SRAM. |
| External Memory Support | DDR2/mDDR (16-bit, up to 156 MHz), EMIFA (NOR/NAND/SDRAM) - enables flexible boot and runtime memory expansion with <256MB address space per interface. |
| Security | AES-128 encryption + SHA-1/SHA-256 validation for secure boot - protects firmware IP and prevents unauthorized code execution at power-on. |
| Operating Temperature | –40°C to 105°C - qualified for extended industrial environments including outdoor smart grid equipment and mobile radio base stations. |
| I/O Voltage | 1.8-V or 3.3-V LVCMOS (excluding USB/DDR2) - simplifies level-shifting design and supports legacy 3.3-V peripherals. |
Pinout & Package
OMAPL132BZWTA2 is housed in a 361-ball Pb-free PBGA (ZWT suffix) with 0.80-mm ball pitch and 16.0 mm × 16.0 mm body size. The package supports thermal dissipation requirements for sustained 200-MHz dual-core operation in convection-cooled industrial enclosures.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_CORE | Core power supply | 1.2-V nominal supply for ARM926EJ-S and C674x CPU domains - requires low-noise regulation and local decoupling. |
| VDD_IO | I/O power supply | Selectable 1.8-V or 3.3-V supply for GPIO, UART, SPI, I²C - enables mixed-voltage system interfacing. |
| CLKIN | Primary clock input | Accepts 24-MHz crystal or external clock for PLL-based system clock generation - critical for USB 2.0 and Ethernet timing accuracy. |
| USB0_DP / USB0_DM | USB 2.0 differential pair | Integrated PHY supports host/client modes - eliminates need for external transceiver in OTG designs. |
| EMAC_RXD[3:0] / TXD[3:0] | Ethernet MAC data lines | Supports MII/RMII interface - allows direct connection to PHY without glue logic. |
| DDR2_DQ[15:0] | DDR2 data bus | 16-bit bidirectional data interface - requires matched trace lengths and termination for 156-MHz operation. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core deterministic execution | ARM926EJ-S and C674x operate at independent 200-MHz clocks with shared memory coherency - enables hard real-time DSP tasks alongside Linux-based application layer. |
| PRUSS programmable I/O | Two 32-bit RISC PRU cores with 4KB IRAM/512B DRAM each - offloads time-critical GPIO, PWM, or protocol handling from main CPUs. |
| Secure boot with hardware root-of-trust | AES-128 decryption and SHA-256 authentication of encrypted boot images stored in external flash - prevents firmware tampering in field-deployed devices. |
| EDMA3 with 64 independent channels | Enables zero-CPU-overhead data movement between peripherals (e.g., McASP → L2 RAM → EMAC) - essential for streaming audio/video or sensor fusion pipelines. |
| Industrial-grade thermal rating | Rated for –40°C to 105°C junction temperature - validated for continuous operation in unventilated enclosures typical of substation automation gear. |
Applications
| Industrial Portable Navigation Devices | Smart Grid Substation Protection |
|---|---|
Use Scenario: Rugged handheld units performing real-time GNSS positioning, map rendering, and wireless telemetry in remote utility infrastructure. IC Role / Device Role / Timing Role: OMAPL132BZWTA2 serves as the central compute engine - ARM9 runs Linux GUI and TCP/IP stack; C674x processes raw GNSS correlator outputs and Kalman filter updates. Use Value: 128KB shared RAM enables low-latency handoff of position solutions between cores; eHRPWM/eCAP modules generate precise timing signals for external ADC sampling synchronization. | Use Scenario: Fault-detection relays monitoring high-voltage circuit breakers with millisecond-level event logging and GOOSE messaging over Ethernet. IC Role / Device Role / Timing Role: OMAPL132BZWTA2 acts as the protection logic controller - ARM9 hosts IEC 61850 stack and HMI; C674x executes phasor estimation and harmonic analysis on sampled current/voltage waveforms. Use Value: Deterministic 200-MHz DSP execution ensures sub-100μs response to fault triggers; EMAC with RMII meets IEC 61850-9-2 timing constraints for sampled value transmission. |
| Professional Mobile Radio (PMR) | Biometric Identification Terminals |
Use Scenario: Secure trunked radio terminals performing voice encoding/decoding, encryption, and RF interface control in public safety networks. IC Role / Device Role / Timing Role: OMAPL132BZWTA2 functions as the baseband processor - C674x runs G.729/G.722 codecs and AES-256 encryption; ARM9 manages radio stack and display. Use Value: McASP with 16 serializers supports full-duplex audio I/O and TDM backhaul; USB 2.0 OTG enables secure firmware updates via encrypted thumb drives. | Use Scenario: Fingerprint/iris recognition kiosks capturing biometric samples, extracting features, and matching against local templates in offline mode. IC Role / Device Role / Timing Role: OMAPL132BZWTA2 operates as the embedded vision and match engine - C674x accelerates image preprocessing and minutiae extraction; ARM9 runs lightweight OS and secure template storage. Use Value: 256KB L2 RAM holds large fingerprint templates and algorithm working sets; PRUSS handles precise timing for optical sensor strobing and LED illumination control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core DSP+ARM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OMAPL138BZWTA3 | Higher-speed 300-MHz ARM9/C674x cores; adds SATA interface; same ZWT package. | Targeted at higher-bandwidth applications like HD video analytics or multi-protocol gateways requiring SATA storage. | Choose OMAPL138BZWTA3 only if >200-MHz deterministic throughput or SATA connectivity is required - otherwise OMAPL132BZWTA2 offers better power efficiency. |
| AM1808BZWT4 | ARM9-only (no DSP core); 454-MHz ARM9; identical peripheral set except no C674x, PRUSS, or L2 cache. | Suitable for Linux-based HMI or protocol gateway applications where signal processing is handled externally or not needed. | Choose AM1808BZWT4 when DSP acceleration is unnecessary and lower BOM cost is prioritized - but cannot replace OMAPL132BZWTA2 in math-intensive roles. |
Compared with OMAPL132BZWTA2, OMAPL138BZWTA3 provides higher compute headroom at increased power draw, while AM1808BZWT4 removes DSP capability entirely - making OMAPL132BZWTA2 the optimal balance of real-time signal processing, industrial I/O, and thermal efficiency for embedded control edge nodes.
Availability
OMAPL132BZWTA2 is available at Aetrix Electronics and suitable for industrial portable navigation devices, smart grid substation protection relays, and professional mobile radio terminals requiring stable component supply across long-lifecycle deployments.
Supply support for OMAPL132BZWTA2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, designing analog, embedded processing, and wireless chips for industrial, automotive, and communications markets.
The OMAP-L132 product line targets cost-sensitive, power-efficient industrial edge devices requiring deterministic real-time processing - combining ARM application flexibility with C6000 DSP performance in a single-package SoC.
FAQ
What is the maximum operating frequency of the ARM926EJ-S core in OMAPL132BZWTA2?
The ARM926EJ-S core in OMAPL132BZWTA2 operates at a maximum frequency of 200 MHz under nominal 1.2-V core supply and industrial temperature conditions. This frequency is fixed and not dynamically scalable - it is verified across the full –40°C to 105°C junction temperature range per TI's SPRS762E production data sheet.
Does OMAPL132BZWTA2 support secure boot with cryptographic verification?
Yes, OMAPL132BZWTA2 implements TI's Basic Secure Boot using AES-128 for image decryption and SHA-1 or SHA-256 for integrity validation. Boot images stored in external NAND/flash are authenticated before execution, and JTAG is locked by default - ensuring trusted firmware startup in security-critical industrial deployments.
What memory interfaces does OMAPL132BZWTA2 provide for external storage?
OMAPL132BZWTA2 provides two independent external memory interfaces: the EMIFA supporting 8-/16-bit NOR/NAND flash and 16-bit SDRAM, and the DDR2/mDDR controller supporting 16-bit DDR2 (up to 156 MHz) or mobile DDR (up to 150 MHz). Both interfaces are accessible simultaneously by ARM, DSP, and EDMA3.
Can the PRUSS in OMAPL132BZWTA2 be used for custom real-time I/O control?
Yes, the Programmable Real-Time Unit Subsystem (PRUSS) in OMAPL132BZWTA2 contains two independent 32-bit RISC PRU cores, each with 4KB instruction RAM and 512 bytes data RAM. These cores execute deterministic, low-latency code outside the ARM/DSP software stacks - ideal for GPIO bit-banging, encoder quadrature decoding, or custom serial protocol generation.
Is OMAPL132BZWTA2 pin-compatible with other OMAP-L13x family members?
OMAPL132BZWTA2 shares the same 361-ball ZWT PBGA package and pinout with OMAPL137BZWTA3 and OMAPL138BZWTA3, enabling drop-in replacement within the L13x family. However, differences in internal memory mapping, peripheral enablement, and power sequencing require validation of board-level firmware and voltage rail configurations before substitution.
OMAPL132BZWTA2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 361-LFBGA
- Series:
- OMAP-L1x
- Packaging:
- Tray
- Product Status:
- Obsolete
- Core Processor:
- ARM926EJ-S
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 200MHz
- Co-Processors/DSP:
- Signal Processing; C674x, System Control; CP15
- RAM Controllers:
- LPDDR, DDR2
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 10/100Mbps (1)
- SATA:
- -
- USB:
- USB 2.0 + PHY (1)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 361-NFBGA (16x16)
- Additional Interfaces:
- AC97, I2C, I2S, McASP, McBSP, MMC/SD/SDIO, SPI, UART
OMAPL132BZWTA2 FAQ
1.How can I place an order for OMAPL132BZWTA2 through Aetrix?
Please submit a Request for Quotation (RFQ) for OMAPL132BZWTA2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OMAPL132BZWTA2 reliable?
The price and inventory of OMAPL132BZWTA2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OMAPL132BZWTA2 is usually 5 days.
3.What payment methods are accepted for OMAPL132BZWTA2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OMAPL132BZWTA2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OMAPL132BZWTA2?
OMAPL132BZWTA2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OMAPL132BZWTA2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OMAPL132BZWTA2?
For technical support, including OMAPL132BZWTA2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OMAPL132BZWTA2 requirements.
6.How does Aetrix verify that OMAPL132BZWTA2 is sourced from the original manufacturer or authorized distributors?
All OMAPL132BZWTA2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OMAPL132BZWTA2 meets industry standards.
7.What is the process for return or replacement of OMAPL132BZWTA2?
All OMAPL132BZWTA2 units undergo pre-shipment inspection (PSI). If there is an issue with OMAPL132BZWTA2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OMAPL132BZWTA2 part is unused and in its original packaging.
Return procedure for OMAPL132BZWTA2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OMAPL132BZWTA2 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

