Texas Instruments OMAPL137BZKBA3
- Part No.:
- OMAPL137BZKBA3
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 256-BGA
- Datasheet:
-
OMAPL137BZKBA3.pdf
- Description:
- IC MPU OMAP-L1X 375MHZ 256BGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,035
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OMAPL137BZKBA3 from Texas Instruments is a dual-core low-power applications processor integrating a 456-MHz ARM926EJ-S RISC MPU and a 456-MHz TMS320C674x VLIW DSP on a single die, with 128KB shared RAM, 256KB L2 unified RAM/cache, and 3.3-V LVCMOS I/Os (USB interfaces at 1.8 V). It targets real-time audio processing in resource-constrained embedded systems.
For engineers reviewing the OMAPL137BZKBA3 datasheet, OMAPL137BZKBA3 pinout, OMAPL137BZKBA3 application, or OMAPL137BZKBA3 equivalent, key selection criteria include dual-core clock synchronization, EMAC + McASP + eHRPWM peripheral integration, 256-ball PBGA package compatibility, and industrial temperature support (–40°C to 105°C).
Technical Context
The OMAPL137BZKBA3 implements tightly coupled ARM926EJ-S and C674x cores sharing memory via a configurable 128KB RAM and unified 256KB L2 space, enabling concurrent OS-driven control (ARM) and deterministic signal processing (DSP). Its memory subsystem includes separate 16KB I/D caches per core, 8KB ARM vector RAM, and 64KB ROM for boot.
Peripheral interconnect uses a hierarchical bus architecture: AHB for ARM subsystem access, EDMA3 for zero-CPU-overhead data movement across McASPs, EMAC, USB, and external memories (EMIFA/EMIFB), while PRUSS provides real-time I/O offload independent of both CPUs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Architecture | Dual-core: ARM926EJ-S + C674x VLIW DSP, enabling concurrent Linux/RTOS execution and real-time audio algorithm processing. |
| Max Clock Frequency | 456 MHz at 1.3 V (both cores), delivering 3648 MIPS and 2736 MFLOPS for high-throughput audio decoding and effects rendering. |
| On-Chip Memory | 128KB shared RAM + 256KB L2 unified RAM/cache + 16KB ARM I-cache + 16KB ARM D-cache + 32KB DSP L1P + 32KB DSP L1D. |
| External Memory Support | EMIFA: NOR/NAND/SDRAM up to 128 MB; EMIFB: 16-/32-bit SDRAM up to 256 MB - enabling local code/data storage without external controllers. |
| Audio Interfaces | Three McASPs with 28 serializers, FIFO buffers, TDM/I2S/DIT support - sufficient for multi-channel speaker processing and digital audio transport. |
| Connectivity Peripherals | 10/100 Mbps EMAC (RMII), USB 2.0 OTG + USB 1.1 OHCI, two I2C, three UARTs (one with RTS/CTS), two SPI - enabling networked audio streaming and host/device interoperability. |
| Real-Time I/O | Three eHRPWMs (6–12 outputs with dead-band), three eCAPs, two eQEPs, programmable PRUSS - supporting motor control, power supply sequencing, and encoder feedback in audio amplifiers. |
Pinout & Package
OMAPL137BZKBA3 is housed in a 256-ball Pb-free plastic BGA (ZKB suffix) with 1.0-mm ball pitch and 17.0 mm × 17.0 mm body size. Pin functions are multiplexed across 8 GPIO banks (16 pins each), McASP, EMAC, USB, and memory interface signals; full assignment requires reference to TI's SPRS563G Section 3.6 (Pin Assignments) and Section 3.7 (Terminal Functions).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLKIN | Primary oscillator input | Accepts 24–48 MHz crystal or external clock for PLL generation; required for all core and peripheral clock domains. |
| VDD_CORE (CVDD) | DSP/ARM core supply | 1.2 V or 1.3 V regulated input; voltage selection determines max operating frequency (375 MHz or 456 MHz). |
| VDD_IO (DVDD) | I/O supply | 3.3 V for general-purpose I/Os; 1.8 V required only for USB PHY pins - mandates split-rail PCB design. |
| EMAC_RXD[3:0] | Ethernet receive data | 4-bit RMII interface; enables direct connection to 10/100 PHY without external MAC controller or glue logic. |
| MCASP0_AXR[15:0] | McASP0 serial data lines | 16 bidirectional serializers supporting TDM slots for multi-channel DAC/ADC interfacing in A/V receivers. |
| HPI_A[15:0]/HPI_D[15:0] | Host-port interface bus | Multiplexed 16-bit address/data bus for high-bandwidth host CPU communication - used for firmware updates or co-processor control. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core cache coherence | L2 unified memory and shared 128KB RAM eliminate inter-core data copy overhead for audio buffer handoff between ARM and DSP. |
| EDMA3 controller | 32 independent channels + 8 QDMA channels enable autonomous McASP-to-SDRAM, EMAC-to-L2, or USB-to-RAM transfers without CPU cycles. |
| Programmable Real-Time Unit Subsystem (PRUSS) | Two 32-bit RISC PRU cores with 4KB IRAM each handle time-critical PWM generation, GPIO monitoring, or protocol bridging - freeing ARM/DSP for higher-layer tasks. |
| Audio-optimized peripherals | Three McASPs with dedicated FIFOs, clock zones, and DIT capability (McASP2) support simultaneous HDMI audio extraction, SPDIF output, and analog amplifier control. |
| Power management | Per-subsystem clock gating, software-controllable PRUSS disable, and multiple low-power modes reduce active power to < 500 mW in typical audio playback scenarios. |
Applications
| A/V Receivers | Home Theatre Systems |
|---|---|
Use Scenario: Decoding Dolby Digital/PCM streams while driving multi-zone amplifiers and HDMI display processors. IC Role / Device Role / Timing Role: OMAPL137BZKBA3 acts as central media processor - ARM runs Linux-based UI and network stack; DSP executes real-time audio codecs and room correction algorithms. Use Value: Integrated McASP + EMAC + eHRPWM eliminates need for discrete audio interface ICs and reduces BOM count by ≥3 components per channel. |
Use Scenario: Synchronizing video playback, audio rendering, and remote control responsiveness in compact all-in-one entertainment units. IC Role / Device Role / Timing Role: OMAPL137BZKBA3 serves as system-on-chip controller - ARM handles HDMI CEC and Bluetooth HID; DSP manages lip-sync compensation and bass management filters. Use Value: Shared L2 memory and EDMA3 allow sub-100 µs latency between video frame timing interrupts and audio sample buffer updates. |
| Automotive Amplifiers | Professional Audio |
Use Scenario: Driving Class-D amplifier stages with real-time thermal monitoring and CAN bus diagnostics in vehicle infotainment head units. IC Role / Device Role / Timing Role: OMAPL137BZKBA3 functions as audio gateway - ARM interprets CAN messages; DSP applies dynamic EQ and speaker protection limiting; PRUSS controls gate drivers and fault reporting. Use Value: On-die eHRPWM with dead-band generation and trip-zone inputs enable direct Class-D FET control without external gate driver ICs. |
Use Scenario: Processing multi-channel studio-grade audio with low-latency ASIO/WDM drivers and hardware-accelerated convolution reverb. IC Role / Device Role / Timing Role: OMAPL137BZKBA3 operates as embedded DSP engine - ARM hosts real-time audio OS; C674x executes 64-bit floating-point FIR/IIR filters with deterministic cycle counts. Use Value: 2736 MFLOPS peak performance supports ≥128-band parametric EQ + 4-channel convolution reverb at 96 kHz sampling rate within 2 ms latency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core audio processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OMAPL138BZKBA3 | Same package and pinout; adds 128KB additional L2 RAM (384KB total) and enhanced PRUSS with 8KB IRAM per core. | Better suited for applications requiring larger audio buffer pools or complex real-time I/O state machines (e.g., broadcast audio routers). | Select OMAPL138BZKBA3 when >128KB shared RAM or extended PRU instruction memory is required; otherwise OMAPL137BZKBA3 offers optimal cost/performance for consumer audio. |
| TMS320DM8148ZCEA | Higher-performance ARM Cortex-A8 + C674x DSP; 1-GHz ARM, 720-MHz DSP; includes HDVICP2 video coprocessor and SATA controller. | Targeted at video-centric multimedia gateways (e.g., IP set-top boxes), not audio-only systems - over-spec'd for pure audio use cases. | Choose TMS320DM8148ZCEA only if video decode/encode or SATA storage is mandatory; OMAPL137BZKBA3 delivers lower power and smaller footprint for audio-focused designs. |
Compared with OMAPL137BZKBA3, OMAPL138BZKBA3 extends shared memory and PRU resources for deeper audio buffering and deterministic I/O, while TMS320DM8148ZCEA adds video acceleration and higher clocks at increased power and complexity - making OMAPL137BZKBA3 the most balanced choice for cost-sensitive, thermally constrained audio processors.
Availability
OMAPL137BZKBA3 is available at Aetrix Electronics and suitable for A/V receivers, home theatre systems, and automotive amplifiers requiring stable component supply across industrial temperature ranges (–40°C to 105°C) and long product lifecycles.
Supply support for OMAPL137BZKBA3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, designing and manufacturing analog, embedded processing, and wireless chips for industrial, automotive, and consumer markets.
OMAPL137BZKBA3 belongs to TI's OMAP-L13x low-power applications processor family, engineered specifically for audio/video edge devices needing integrated DSP+ARM compute, rich peripheral sets, and thermal efficiency in compact form factors.
FAQ
What is the maximum operating frequency of the OMAPL137BZKBA3 and what voltage is required?
The OMAPL137BZKBA3 operates at up to 456 MHz for both the ARM926EJ-S and C674x cores when supplied with 1.3 V to the CVDD rail. At 1.2 V, the maximum frequency is 375 MHz. These ratings are validated across the industrial temperature range (–40°C to 105°C) and documented in Section 3.1 of the SPRS563G datasheet.
Does the OMAPL137BZKBA3 support Ethernet connectivity, and if so, what interface standard does it implement?
Yes, the OMAPL137BZKBA3 integrates a 10/100 Mbps Ethernet Media Access Controller (EMAC) compliant with IEEE 802.3 and supporting RMII physical layer interface. It includes an integrated MDIO module for PHY configuration and operates exclusively with 3.3-V I/Os - no external PHY transceiver is required beyond standard magnetics and termination.
How many McASP interfaces does the OMAPL137BZKBA3 provide, and what audio protocols are supported?
The OMAPL137BZKBA3 features three multichannel audio serial ports (McASP0–McASP2), each with up to 28 serializers and dedicated transmit/receive FIFOs. They support TDM, I2S, and similar formats natively; McASP2 additionally supports Digital Interface Transmitter (DIT) mode for S/PDIF output - enabling direct connection to DACs, ADCs, and digital audio transceivers.
What is the role of the PRUSS in the OMAPL137BZKBA3, and how is it utilized in audio applications?
The Programmable Real-Time Unit Subsystem (PRUSS) in the OMAPL137BZKBA3 consists of two independent 32-bit RISC cores with 4KB instruction RAM and 512 bytes data RAM each. In audio applications, PRUSS handles time-critical tasks such as eHRPWM dead-band control, GPIO-based amplifier mute sequencing, or custom protocol parsing - offloading these from the ARM and DSP to guarantee deterministic response under heavy system load.
Is the OMAPL137BZKBA3 pin-compatible with other members of the OMAP-L13x family, and which variants share the same ZKB package?
Yes, the OMAPL137BZKBA3 is pin-compatible with OMAPL138BZKBA3 in the 256-ball ZKB PBGA package. Both share identical mechanical dimensions, ball pitch, and signal mapping per TI's packaging documentation (SPRS563G Section 8.2). This allows drop-in replacement where increased L2 RAM or PRU resources are needed without PCB redesign.
OMAPL137BZKBA3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 256-BGA
- Series:
- OMAP-L1x
- Packaging:
- Tray
- Product Status:
- Obsolete
- Core Processor:
- ARM926EJ-S
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 375MHz
- Co-Processors/DSP:
- Signal Processing; C674x, System Control; CP15
- RAM Controllers:
- SDRAM
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- LCD
- Ethernet:
- 10/100Mbps (1)
- SATA:
- -
- USB:
- USB 1.1 + PHY (1), USB 2.0 + PHY (1)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 256-BGA (17x17)
- Additional Interfaces:
- HPI, I2C, McASP, MMC/SD, SPI, UART
OMAPL137BZKBA3 FAQ
1.How can I place an order for OMAPL137BZKBA3 through Aetrix?
Please submit a Request for Quotation (RFQ) for OMAPL137BZKBA3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OMAPL137BZKBA3 reliable?
The price and inventory of OMAPL137BZKBA3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OMAPL137BZKBA3 is usually 5 days.
3.What payment methods are accepted for OMAPL137BZKBA3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OMAPL137BZKBA3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OMAPL137BZKBA3?
OMAPL137BZKBA3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OMAPL137BZKBA3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OMAPL137BZKBA3?
For technical support, including OMAPL137BZKBA3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OMAPL137BZKBA3 requirements.
6.How does Aetrix verify that OMAPL137BZKBA3 is sourced from the original manufacturer or authorized distributors?
All OMAPL137BZKBA3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OMAPL137BZKBA3 meets industry standards.
7.What is the process for return or replacement of OMAPL137BZKBA3?
All OMAPL137BZKBA3 units undergo pre-shipment inspection (PSI). If there is an issue with OMAPL137BZKBA3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OMAPL137BZKBA3 part is unused and in its original packaging.
Return procedure for OMAPL137BZKBA3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OMAPL137BZKBA3 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

