My Inquiry
My Account
Texas Instruments OMAPL137CZKBD4
- Part No.:
- OMAPL137CZKBD4
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 256-BGA
- Datasheet:
-
OMAPL137CZKBD4.pdf
- Description:
- IC MPU OMAP-L1X 456MHZ 256BGA
- Quantity:
- Payment:
- Shipping:
Inventory:4,331
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OMAPL137CZKBD4 from Texas Instruments is a dual-core low-power applications processor integrating a 375/456-MHz ARM926EJ-S RISC MPU and a 375/456-MHz TMS320C674x VLIW DSP, with 16KB instruction cache, 16KB data cache, 128KB shared RAM, and 256KB L2 unified RAM/cache. It delivers up to 2736 MFLOPS and supports real-time audio processing in A/V receivers and professional audio systems.
For engineers reviewing the OMAPL137CZKBD4 datasheet, OMAPL137CZKBD4 pinout, OMAPL137CZKBD4 application, or OMAPL137CZKBD4 equivalent, key selection criteria include dual-core clock scaling (1.2V/1.3V), 3.3-V LVCMOS I/O compatibility, EMIFA/EMIFB memory interface support, and integrated McASP peripherals for multichannel audio I/O.
Technical Context
The OMAPL137CZKBD4 implements a tightly coupled dual-subsystem architecture: the ARM926EJ-S subsystem provides full MMU-based Linux/RTOS execution with Thumb/ARMv5TEJ instruction support, while the C674x DSP subsystem executes fixed- and floating-point signal processing using a two-level cache hierarchy (32KB L1P, 32KB L1D, 256KB L2). Both cores share 128KB of dedicated RAM and access external memory via independent EMIFA (NOR/NAND/SDRAM) and EMIFB (high-speed SDRAM) interfaces.
Peripheral integration includes three McASPs with FIFOs and serializer flexibility (16/12/4), dual USB ports (USB2.0 OTG + USB1.1 OHCI), 10/100-Mbps EMAC with RMII, six eHRPWM outputs with dead-band generation, and programmable PRUSS for real-time I/O offload - all coordinated through a centralized PSC power management unit and configurable pin multiplexing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Dual-core: 375/456-MHz ARM926EJ-S + 375/456-MHz C674x VLIW DSP - enables concurrent OS execution and real-time signal processing without inter-core contention. |
| Memory Architecture | ARM: 16KB I-cache + 16KB D-cache + 8KB vector RAM + 64KB ROM; DSP: 32KB L1P + 32KB L1D + 256KB L2 unified RAM/cache - supports deterministic latency-critical DSP tasks and robust OS boot/loading. |
| External Memory Interfaces | EMIFA: 8-/16-bit NOR/NAND + 16-bit SDRAM (128MB); EMIFB: 16-/32-bit SDRAM (256MB) - allows flexible memory partitioning for code, data, and audio buffers across performance tiers. |
| Audio Peripherals | 3× McASP with 28 serializers, TDM/I2S/DIT support, and TX/RX FIFOs - enables simultaneous multi-zone audio playback, network streaming, and digital interface bridging (e.g., S/PDIF via DIT). |
| Connectivity & I/O | 10/100-Mbps EMAC (RMII), USB2.0 OTG + USB1.1 OHCI, 3× UART (1 with RTS/CTS), 2× I2C, 2× SPI, 2× eQEP, 3× eCAP - provides full-system connectivity for embedded audio gateways and amplifier control. |
| Power & Packaging | 1.2V/1.3V core, 3.3V/1.8V I/O (USB only), 256-ball PBGA (ZKB), 17.0 × 17.0 mm - meets industrial temperature range requirements with scalable voltage/frequency operation. |
Pinout & Package
OMAPL137CZKBD4 uses a 256-ball Pb-free plastic BGA (PBGA) package with 1.0-mm ball pitch and 17.0 mm × 17.0 mm body size (ZKB suffix). Pin functions are fully multiplexed across 8 banks of GPIO and dedicated peripheral signals, requiring explicit configuration via SYSCFG registers and pinmux tables.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_CVDD | Core Power Supply | 1.2V or 1.3V supply for ARM926EJ-S and C674x cores - must be regulated within ±3% tolerance for stable 375/456-MHz operation. |
| VDD_IO | I/O Power Supply | 3.3V supply for general-purpose LVCMOS I/Os (excluding USB PHY pins) - supports 3.3-V logic interfacing with codecs, Ethernet PHYs, and flash memory. |
| USB0_VDDA12 | USB2.0 PHY Analog Supply | 1.2V analog supply for integrated USB2.0 OTG PHY - requires 0.22-μF decoupling per TI SPRS563G Section 3.7. |
| CLKIN | System Clock Input | Accepts 24-MHz crystal or external clock for PLL generation - feeds ARM/DSP clocks, EMAC, and USB via configurable PLL dividers. |
| EMU0–EMU3 | JTAG Debug Interface | IEEE 1149.1 boundary-scan and emulation signals - enables real-time debugging of both ARM and DSP cores simultaneously. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core asymmetric processing | ARM926EJ-S handles OS, UI, and protocol stacks; C674x DSP performs real-time audio algorithms (e.g., FIR filtering, Dolby decoding) with <100-ns interrupt latency. |
| McASP with DIT capability | McASP2 supports Digital Interface Transmitter (DIT) mode - enables direct S/PDIF output without external transceivers in soundbar and A/V receiver designs. |
| Programmable Real-Time Unit Subsystem (PRUSS) | Two independent 32-bit RISC PRU cores with 4KB IRAM + 512B DRAM each - offloads time-critical PWM, capture, and GPIO sequencing from ARM/DSP. |
| EMAC with RMII and MDIO | Integrated 10/100-Mbps Ethernet MAC with Reduced Media Independent Interface and MDIO management - eliminates external MAC/PHY in networked audio streaming devices. |
| Flexible memory mapping | L2 memory configurable as RAM, cache, or hybrid - allows dynamic allocation between DSP algorithm memory and ARM system memory without hardware redesign. |
Applications
| A/V Receivers | Home Theatre Systems |
|---|---|
Use Scenario: Multi-channel surround sound decoding (Dolby Atmos, DTS:X) with HDMI audio passthrough and zone amplification. IC Role / Device Role / Timing Role: OMAPL137CZKBD4 serves as main audio SoC - ARM runs Linux-based middleware and HDMI CEC stack; DSP executes real-time audio rendering and speaker calibration. Use Value: Single-chip integration reduces BOM cost by eliminating discrete audio DSP and ARM host, while McASP+DIT enables native S/PDIF output to legacy amplifiers. |
Use Scenario: Wireless multi-room audio synchronization with AirPlay, Chromecast Audio, and Bluetooth LE support. IC Role / Device Role / Timing Role: OMAPL137CZKBD4 acts as central audio hub - ARM manages Wi-Fi/BT stacks and cloud API integration; DSP handles low-latency sample-rate conversion and jitter correction. Use Value: EDMA3 and McASP FIFOs ensure sub-1ms audio buffer underrun protection across wireless protocols, enabling gapless multi-room playback. |
| Automotive Amplifiers | Professional Audio |
Use Scenario: High-fidelity Class-D amplifier with active noise cancellation and vehicle bus integration (CAN, LIN). IC Role / Device Role / Timing Role: OMAPL137CZKBD4 functions as audio controller - ARM executes AUTOSAR-compliant CAN stack and diagnostics; DSP performs real-time ANC filter adaptation and speaker protection. Use Value: PRUSS handles precise PWM timing for Class-D gate drivers and monitors analog feedback loops at 100-kHz resolution - independent of ARM/DSP load. |
Use Scenario: Rack-mount digital mixer with 32-in/32-out AES67-over-IP and FPGA-accelerated effects processing. IC Role / Device Role / Timing Role: OMAPL137CZKBD4 serves as IP audio transport engine - ARM hosts Linux RTOS and AES67 stack; DSP manages packetized audio buffering and lip-sync compensation. Use Value: EMAC + RMII + MDIO enables direct connection to Gigabit Ethernet PHYs for deterministic AVB/AES67 timing, meeting <100-μs jitter requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core audio processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OMAPL138CZKBD4 | Same die, higher guaranteed max frequency (456 MHz at 1.3V only); identical pinout and peripheral set. | Targeted at designs requiring sustained 456-MHz DSP performance under extended temperature conditions. | Select OMAPL138CZKBD4 when thermal margin and worst-case throughput demand >375-MHz guaranteed DSP clock. |
| TMS320DM8148ZCE | ARM Cortex-A8 + C674x DSP, 1GHz ARM + 720MHz DSP, 1080p video acceleration, different package (361-BGA). | Supports HD video decode alongside audio - suitable for smart displays and media hubs where OMAPL137CZKBD4 lacks video pipeline. | Choose TMS320DM8148ZCE only if video processing is required; not a drop-in replacement due to pinout, power, and software incompatibility. |
Compared with OMAPL137CZKBD4, OMAPL138CZKBD4 offers higher guaranteed clock headroom for thermally constrained audio amplifiers, while TMS320DM8148ZCE adds video capability at the cost of larger footprint, higher power, and non-interchangeable software stack.
Availability
OMAPL137CZKBD4 is available at Aetrix Electronics and suitable for A/V receivers, home theatre systems, and automotive amplifiers requiring stable component supply across industrial temperature ranges and long production lifecycles.
Supply support for OMAPL137CZKBD4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and connectivity technologies, with over 50 years of leadership in DSP innovation and industrial-grade SoC design.
The OMAP-L137 product line was designed specifically for low-power, high-fidelity audio applications - combining ARM application processing and C674x DSP performance in a single chip to replace multi-chip audio subsystems in consumer and professional equipment.
FAQ
What is the maximum guaranteed operating frequency of OMAPL137CZKBD4?
The OMAPL137CZKBD4 is rated for 375 MHz operation at 1.2V and 456 MHz at 1.3V core voltage, with both ARM926EJ-S and C674x DSP cores scaling synchronously. These frequencies are production-tested and guaranteed across commercial and industrial temperature ranges per TI SPRS563G revision June 2014.
Does OMAPL137CZKBD4 support Linux operating systems?
Yes, OMAPL137CZKBD4 is supported by TI's Linux SDK (Arago Project) and mainline Linux kernel with device tree support for its ARM926EJ-S core. The C674x DSP can run standalone firmware or communicate with ARM via shared memory and IPC mechanisms like SYS/BIOS MessageQ.
How many McASP peripherals does OMAPL137CZKBD4 include, and what audio formats do they support?
OMAPL137CZKBD4 integrates three multichannel audio serial ports (McASP0–McASP2), each supporting TDM, I2S, and similar formats. McASP2 includes Digital Interface Transmitter (DIT) capability for S/PDIF output. Each McASP has configurable serializers (16/12/4) and independent TX/RX FIFOs for low-jitter audio streaming.
What power supply voltages are required for OMAPL137CZKBD4?
OMAPL137CZKBD4 requires three primary supplies: VDD_CVDD (1.2V or 1.3V for ARM/DSP cores), VDD_IO (3.3V for general I/O), and USB0_VDDA12 (1.2V for USB2.0 PHY analog section). USB1_VDDA12 is also required for USB1.1 OHCI PHY. All supplies must meet TI's ripple and sequencing requirements per SPRS563G Section 5.
Is OMAPL137CZKBD4 pin-compatible with other OMAP-L13x variants?
Yes, OMAPL137CZKBD4 shares the same 256-ball ZKB PBGA package and pinout with OMAPL138CZKBD4 and OMAPL137CZKB. Differences are limited to speed grade and temperature rating - no PCB redesign is needed when migrating between these variants, provided power delivery and thermal design accommodate the target speed grade.
OMAPL137CZKBD4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 256-BGA
- Series:
- OMAP-L1x
- Packaging:
- Tray
- Product Status:
- Obsolete
- Core Processor:
- ARM926EJ-S
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 456MHz
- Co-Processors/DSP:
- Signal Processing; C674x, System Control; CP15
- RAM Controllers:
- SDRAM
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- LCD
- Ethernet:
- 10/100Mbps (1)
- SATA:
- -
- USB:
- USB 1.1 + PHY (1), USB 2.0 + PHY (1)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 90°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 256-BGA (17x17)
- Additional Interfaces:
- HPI, I2C, McASP, MMC/SD, SPI, UART
OMAPL137CZKBD4 FAQ
1.How can I place an order for OMAPL137CZKBD4 through Aetrix?
Please submit a Request for Quotation (RFQ) for OMAPL137CZKBD4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OMAPL137CZKBD4 reliable?
The price and inventory of OMAPL137CZKBD4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OMAPL137CZKBD4 is usually 5 days.
3.What payment methods are accepted for OMAPL137CZKBD4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OMAPL137CZKBD4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OMAPL137CZKBD4?
OMAPL137CZKBD4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OMAPL137CZKBD4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OMAPL137CZKBD4?
For technical support, including OMAPL137CZKBD4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OMAPL137CZKBD4 requirements.
6.How does Aetrix verify that OMAPL137CZKBD4 is sourced from the original manufacturer or authorized distributors?
All OMAPL137CZKBD4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OMAPL137CZKBD4 meets industry standards.
7.What is the process for return or replacement of OMAPL137CZKBD4?
All OMAPL137CZKBD4 units undergo pre-shipment inspection (PSI). If there is an issue with OMAPL137CZKBD4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OMAPL137CZKBD4 part is unused and in its original packaging.
Return procedure for OMAPL137CZKBD4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OMAPL137CZKBD4 Tags
-
AT91SAM9260B-CU-999
Microchip Technology
-
AT91SAM9G25-CU
Microchip Technology
-
ATSAMA5D27C-CU
Microchip Technology
-
AT91SAM9X35-CU
Microchip Technology
-
AT91SAM9X25-CU
Microchip Technology
-
MCIMX6Y2CVM08AB
NXP Semiconductors
.JPG)
-
AM3352BZCZ100
Texas Instruments
-
AT91SAM9260B-CU
Microchip Technology
-
AT91SAM9260B-QU
Microchip Technology
-
ATSAMA5D31A-CU
Microchip Technology
-
AT91SAM9G20B-CU-999
Microchip Technology
-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
