Texas Instruments OMAPL137DZKBA3
- Part No.:
- OMAPL137DZKBA3
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 256-BGA
- Datasheet:
-
OMAPL137DZKBA3.pdf
- Description:
- IC MPU OMAP-L1X 375MHZ 256BGA
- Quantity:
- Payment:

- Shipping:

Inventory:311
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OMAPL137DZKBA3 from Texas Instruments is a dual-core low-power applications processor integrating a 456-MHz ARM926EJ-S RISC MPU and a 456-MHz TMS320C674x VLIW DSP, with 128KB shared RAM, dual external memory interfaces (EMIFA/EMIFB), and integrated 10/100 Ethernet MAC - deployed in professional audio systems requiring real-time audio processing and networked streaming.
For engineers reviewing the OMAPL137DZKBA3 datasheet, OMAPL137DZKBA3 pinout, OMAPL137DZKBA3 application, or OMAPL137DZKBA3 equivalent, key selection considerations include dual-core clock synchronization, EMAC RMII timing compliance, McASP serializer count for multi-channel audio I/O, and 256-ball ZKB PBGA thermal performance at 1.3V core voltage.
Technical Context
The OMAPL137DZKBA3 implements tightly coupled ARM926EJ-S and C674x cores sharing L2 and 128KB RAM, with independent cache hierarchies: ARM side uses 16KB I-cache + 16KB D-cache + 8KB vector RAM + 64KB ROM; DSP side uses 32KB L1P + 32KB L1D + 256KB unified L2. Both cores operate at identical frequencies (375 MHz or 456 MHz) under synchronized PLL control.
Peripheral interconnect uses a hierarchical AHB/AXI-like fabric with dedicated EDMA3 controller (32 channels + 8 QDMA), enabling zero-copy audio data movement between McASPs, EMAC, and DDR via EMIFB - critical for deterministic latency in A/V receivers and soundbars with simultaneous HDMI audio extraction, network streaming, and analog output.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Dual-core SoC: ARM926EJ-S + C674x DSP, both running at up to 456 MHz - enables concurrent OS execution (ARM) and real-time signal processing (DSP) without inter-core contention. |
| Memory Subsystem | 128KB on-chip shared RAM + 256KB L2 unified RAM/cache + 32KB L1P + 32KB L1D - provides low-latency scratchpad for DSP algorithms and buffer space for McASP/EMAC DMA transfers. |
| External Memory Support | EMIFA: 16-bit NAND/NOR/SDRAM up to 128MB; EMIFB: 16/32-bit SDRAM up to 256MB - supports boot-from-NAND and high-bandwidth audio frame buffering in DDR. |
| Audio Interfaces | 3× McASP with 16/12/4 serializers, FIFO buffers, and DIT capability (McASP2) - enables simultaneous 7.1 surround decode, S/PDIF output, and I2S DAC interface in home theatre systems. |
| Ethernet Interface | 10/100 Mbps EMAC with RMII PHY interface and MDIO management - delivers deterministic packet handling for AVB-compliant streaming without external PHY complexity. |
| USB Connectivity | USB 2.0 OTG (USB0) + USB 1.1 OHCI host (USB1) - supports peripheral attachment (e.g., USB DAC) and host-mode firmware updates via flash drive. |
| Package | 256-ball Pb-free PBGA (ZKB), 17.0 mm × 17.0 mm, 1.0-mm ball pitch - meets industrial thermal requirements with JEDEC J-STD-020C reflow profile. |
Pinout & Package
OMAPL137DZKBA3 is housed in a 256-ball plastic ball grid array (PBGA) package designated ZKB, with 1.0-mm ball pitch and 17.0 mm × 17.0 mm body size. Thermal pad exposed on underside for enhanced heat dissipation in audio amplifier applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLKIN | Primary oscillator input | Accepts 24-MHz crystal or LVCMOS clock; feeds PLL1 for core/system clock generation - critical for jitter-sensitive audio sampling clocks. |
| USB0_VDDA12 | Analog supply for USB0 PHY | 1.2-V regulated supply; requires 0.22-μF decoupling per TI SPRS563G Rev JUNE 2014 - ensures USB2.0 high-speed signaling integrity. |
| EMAC_RXD[3:0] | RMII receive data bus | 4-bit parallel RMII interface; sampled on rising edge of REF_CLK - enables direct connection to DP83848I or similar RMII PHY without glue logic. |
| MCASP0_AXR[15:0] | McASP0 serial data lines | 16 configurable serializers supporting TDM/I2S/DIT protocols - allows single McASP to drive 8-channel DAC and 8-channel ADC simultaneously. |
| HPI_HD[15:0] | 16-bit multiplexed HPI address/data bus | High-bandwidth host interface for external microcontroller or FPGA to access internal RAM - used for bootloader loading or real-time parameter updates. |
Key Features
| Feature | Design Value |
|---|---|
| ARM926EJ-S + C674x dual-core coherency | Shared memory and interrupt routing enable lock-free IPC via mailbox registers - eliminates software overhead in audio codec handoff between ARM (control) and DSP (processing). |
| EDMA3 with 32 independent channels | Hardware-accelerated scatter-gather transfers between McASP FIFOs, EMAC descriptors, and L2 RAM - sustains 192-kHz/24-bit 8-channel audio streaming without CPU intervention. |
| Three McASP peripherals with DIT support | McASP2 includes digital interface transmitter (DIT) compliant with S/PDIF and AES3 - enables bit-perfect digital audio output to external receivers without external transceiver IC. |
| Programmable Real-Time Unit Subsystem (PRUSS) | Two 32-bit RISC PRU cores with 4KB IRAM + 512B DRAM each - offloads time-critical tasks like GPIO-based IR remote decoding or PWM-controlled LED indicators. |
| EMAC with RMII and MDIO | Integrated 10/100 MAC with hardware checksum offload and MDIO register access - reduces ARM load during network audio streaming and simplifies PHY bring-up. |
Applications
| A/V Receivers | Home Theatre Systems |
|---|---|
Use Scenario: Decoding Dolby Digital Plus and DTS-HD Master Audio while rendering HDMI video overlay and managing networked media libraries. IC Role / Device Role / Timing Role: OMAPL137DZKBA3 serves as central multimedia SoC - ARM handles Linux OS, UI, and network stack; C674x executes real-time audio decode and post-processing. Use Value: Dual-core deterministic scheduling ensures <5-ms audio/video sync drift during format switching and network buffering. |
Use Scenario: Simultaneous playback of multi-zone audio (living room, bedroom, patio) with independent volume, EQ, and source selection. IC Role / Device Role / Timing Role: OMAPL137DZKBA3 acts as audio distribution hub - McASPs route streams to zone-specific DACs; EMAC manages UPnP/DLNA discovery and transport. Use Value: 128KB shared RAM buffers 3× concurrent 192-kHz/24-bit streams, eliminating dropouts during zone transitions. |
| Automotive Amplifiers | Network Streaming Audio |
Use Scenario: High-fidelity Class-D amplifier with active noise cancellation, Bluetooth A2DP sink, and CAN bus integration for vehicle telemetry. IC Role / Device Role / Timing Role: OMAPL137DZKBA3 functions as audio signal processor - C674x runs ANC FIR filters and speaker protection algorithms; ARM hosts Bluetooth stack and CAN driver. Use Value: 456-MHz C674x delivers >2000 MFLOPS for real-time 64-tap ANC filtering at 96 kHz sample rate. |
Use Scenario: Wi-Fi–enabled streaming endpoint supporting Spotify Connect, AirPlay 2, and Roon Ready with local FLAC transcoding. IC Role / Device Role / Timing Role: OMAPL137DZKBA3 operates as embedded audio server - ARM runs lightweight Linux with PulseAudio; C674x handles lossless decode and sample-rate conversion. Use Value: EMIFB-connected DDR3 supports 128-MB buffer for gapless playback across 10,000+ track libraries. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core audio processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OMAPL138DZKBA3 | Same pinout, higher thermal rating (−40°C to 105°C vs. −40°C to 90°C), identical core/peripheral spec - silicon revision 2.1 adds minor errata fixes. | Required for extended-temperature automotive amplifier designs where ambient exceeds 90°C case temperature. | Select OMAPL138DZKBA3 when operating beyond 90°C case temperature or when TI's latest production silicon revision is mandated. |
| AM3358BZCZ100 | ARM Cortex-A8 only (no DSP), 1-GHz max, PRU-ICSS instead of PRUSS, no McASP - uses different audio subsystem (McSPI + PCM/I2S). | Suitable for cost-sensitive streaming endpoints where software-based audio decode suffices and hardware ANC is not required. | Choose AM3358BZCZ100 only if DSP acceleration is unnecessary and system-level audio latency budget exceeds 20 ms. |
Compared with OMAPL137DZKBA3, OMAPL138DZKBA3 offers identical functionality with extended temperature qualification, while AM3358BZCZ100 replaces hardware DSP acceleration with software decode on a faster ARM core - making it viable only when real-time fixed-point audio processing is not required.
Availability
OMAPL137DZKBA3 is available at Aetrix Electronics and suitable for professional audio equipment, automotive infotainment head units, and networked streaming devices requiring stable component supply across multi-year production cycles.
Supply support for OMAPL137DZKBA3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and consumer markets since 1930.
The OMAP-L137 product line was designed specifically for low-power, high-fidelity audio applications demanding real-time DSP performance alongside rich OS support - targeting A/V receivers, soundbars, and networked amplifiers.
FAQ
What is the maximum operating frequency of the OMAPL137DZKBA3 ARM and DSP cores?
The OMAPL137DZKBA3 supports two frequency grades: 375 MHz at 1.2-V core voltage and 456 MHz at 1.3-V core voltage. Both ARM926EJ-S and C674x cores run synchronously at the same frequency - confirmed in Section 3.1 of SPRS563G Rev JUNE 2014. Operation above 375 MHz requires 1.3-V CVDD supply and adherence to thermal limits specified in Table 8-1.
Does the OMAPL137DZKBA3 support booting directly from NAND flash?
Yes, the OMAPL137DZKBA3 supports NAND boot mode via its EMIFA interface. The device's 64KB on-chip ROM contains a boot loader that initializes EMIFA and copies first-stage code from NAND into internal RAM. This is documented in Section 4.1 (Boot Modes) and Table 3-1 of the SPRS563G datasheet.
How many McASP serializers does the OMAPL137DZKBA3 provide, and what audio protocols do they support?
The OMAPL137DZKBA3 integrates three McASP peripherals: McASP0 (16 serializers), McASP1 (12 serializers), and McASP2 (4 serializers). All support TDM, I2S, and similar formats; McASP2 additionally supports DIT for S/PDIF and AES3 output - detailed in Section 6.16 and Table 3-1 of SPRS563G.
Is the OMAPL137DZKBA3 pin-compatible with other OMAP-L13x devices?
OMAPL137DZKBA3 shares the 256-ball ZKB PBGA package and pinout with OMAPL138DZKBA3, enabling drop-in replacement in thermally qualified designs. However, it is not compatible with OMAPL132 or OMAPL131 due to differing peripheral sets and memory interface configurations - verified in Section 3.2 and Table 8-2 of SPRS563G.
What is the role of the PRUSS in the OMAPL137DZKBA3, and how is it used in audio applications?
The Programmable Real-Time Unit Subsystem (PRUSS) in OMAPL137DZKBA3 consists of two independent 32-bit RISC cores, each with 4KB instruction RAM and 512B data RAM. In audio systems, PRUSS handles time-critical tasks such as IR remote decoding, GPIO-based button debouncing, or PWM-driven status LEDs - freeing the ARM and DSP cores for higher-layer processing as described in Section 6.29.
OMAPL137DZKBA3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 256-BGA
- Series:
- OMAP-L1x
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM926EJ-S
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 375MHz
- Co-Processors/DSP:
- Signal Processing; C674x, System Control; CP15
- RAM Controllers:
- SDRAM
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- LCD
- Ethernet:
- 10/100Mbps (1)
- SATA:
- -
- USB:
- USB 1.1 + PHY (1), USB 2.0 + PHY (1)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 256-BGA (17x17)
- Additional Interfaces:
- HPI, I2C, McASP, MMC/SD, SPI, UART
OMAPL137DZKBA3 FAQ
1.How can I place an order for OMAPL137DZKBA3 through Aetrix?
Please submit a Request for Quotation (RFQ) for OMAPL137DZKBA3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OMAPL137DZKBA3 reliable?
The price and inventory of OMAPL137DZKBA3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OMAPL137DZKBA3 is usually 5 days.
3.What payment methods are accepted for OMAPL137DZKBA3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OMAPL137DZKBA3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OMAPL137DZKBA3?
OMAPL137DZKBA3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OMAPL137DZKBA3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OMAPL137DZKBA3?
For technical support, including OMAPL137DZKBA3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OMAPL137DZKBA3 requirements.
6.How does Aetrix verify that OMAPL137DZKBA3 is sourced from the original manufacturer or authorized distributors?
All OMAPL137DZKBA3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OMAPL137DZKBA3 meets industry standards.
7.What is the process for return or replacement of OMAPL137DZKBA3?
All OMAPL137DZKBA3 units undergo pre-shipment inspection (PSI). If there is an issue with OMAPL137DZKBA3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OMAPL137DZKBA3 part is unused and in its original packaging.
Return procedure for OMAPL137DZKBA3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OMAPL137DZKBA3 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

