Texas Instruments OMAPL138BZCE4
- Part No.:
- OMAPL138BZCE4
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 361-LFBGA
- Datasheet:
-
OMAPL138BZCE4.pdf
- Description:
- IC MPU OMAP-L1X 456MHZ 361NFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:21,331
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OMAPL138BZCE4 from Texas Instruments is a dual-core C674x DSP + ARM926EJ-S applications processor in a 361-ball NFBGA (13 mm × 13 mm, 0.65-mm pitch) package. It operates at 375 MHz (1.2 V core), integrates 256 KB L2 unified RAM/cache, 128 KB shared RAM, and supports DDR2/mDDR, EMIFA, SATA I/II, USB 2.0 OTG, and 10/100 Ethernet - enabling low-power industrial embedded systems with real-time signal processing and rich OS support.
For engineers reviewing the OMAPL138BZCE4 datasheet, OMAPL138BZCE4 pinout, OMAPL138BZCE4 application, or OMAPL138BZCE4 equivalent, key selection criteria include dual-core clock synchronization, secure boot capability (AES-128/SHA-256), peripheral multiplexing constraints, and thermal performance in ZCE-package industrial deployments.
Technical Context
The OMAPL138BZCE4 implements tightly coupled ARM926EJ-S and C674x VLIW DSP subsystems sharing memory via a unified L2 cache and 128 KB dedicated shared RAM. Its memory architecture includes separate 16 KB instruction/data caches for ARM and 32 KB L1P/L1D for DSP, with configurable L2 partitioning between cache and mapped RAM.
Peripheral integration uses a hierarchical bus fabric with EDMA3 (64 channels), PRUSS (two programmable real-time units), and pin-multiplexed interfaces including McASP (16 serializers), VPIF (dual-channel video I/O), uPP (8–16-bit parallel), and dual McBSP/McASP audio ports - all accessible under single PSC clock gating control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Dual-core: 375-MHz ARM926EJ-S RISC + 375-MHz C674x VLIW DSP, both with MMU and Jazelle support |
| Memory Subsystem | ARM: 16KB I-cache + 16KB D-cache + 8KB vector RAM + 64KB ROM; DSP: 32KB L1P + 32KB L1D + 256KB L2 unified RAM/cache |
| Shared Memory | 128KB on-chip RAM accessible by both cores without performance penalty to DSP L2 |
| External Interfaces | EMIFA (NOR/NAND/SDRAM), DDR2/mDDR controller (16-bit, up to 156 MHz), SATA I/II (1.5/3.0 Gbps) |
| Connectivity Peripherals | USB 2.0 OTG + USB 1.1 OHCI, 10/100 EMAC (MII/RMII), 3× UART (16-byte FIFO), 2× I²C, 2× SPI, 2× McBSP, 1× McASP (16 serializers) |
| Real-Time & Control | PRUSS (2× 32-bit PRUs, 4KB IRAM + 512B DRAM each), 4× 64-bit timers, 2× eHRPWM, 3× eCAP, RTC with 32-kHz oscillator |
| Security | TI Basic Secure Boot with AES-128 encryption, SHA-1/SHA-256 validation, JTAG lockout, device-specific 128-bit cipher key |
Pinout & Package
OMAPL138BZCE4 is housed in a 361-ball Pb-free NFBGA package (13.0 mm × 13.0 mm, 0.65-mm ball pitch, ZCE suffix). Pin functions are defined per TI SPRS586H Section 3.8 (Terminal Functions) and Section 3.6 (Pin Assignments), with full multiplexing support across 9 banks of GPIO and shared peripheral signals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_CORE | Core power supply | 1.2-V nominal supply for ARM926EJ-S and C674x cores; requires tight regulation (±3%) and local decoupling |
| VDD_IO | I/O power supply | Configurable 1.8-V or 3.3-V supply for all LVCMOS I/O banks except USB/DDR2; enables mixed-voltage system interfacing |
| CLKIN | Primary clock input | Accepts 24-MHz crystal or external clock; feeds PLL subsystem generating core, DSP, and peripheral clocks |
| BOOT[4:0] | Boot mode configuration | 5-pin strap determining boot source (NAND, NOR, SPI, UART, USB); latched at power-on reset |
| EMU0/EMU1 | JTAG emulation interface | IEEE 1149.1 boundary-scan pins; disabled by default in secure boot mode unless explicitly enabled during development |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core deterministic latency | ARM and DSP execute independently with shared L2 and 128KB RAM - enabling concurrent Linux RTOS tasks and real-time DSP algorithms without bus contention |
| Secure boot enforcement | AES-128 decryption and SHA-256 signature validation occur before any code execution; prevents unauthorized firmware loading or runtime tampering |
| Flexible memory mapping | L2 cache/RAM partitioning allows dynamic allocation between DSP program space, ARM-accessible buffers, and DMA-coherent regions for streaming data pipelines |
| Hardware-accelerated peripherals | EDMA3 (64 channels), PRUSS (real-time I/O offload), SATA NCQ (32-entry queue), and uPP (dual-channel 16-bit parallel) reduce CPU load in data-intensive applications |
| Multiplexed high-density I/O | 361-ball grid supports 9×16 GPIO banks plus 16 McASP serializers, 2× McBSP, VPIF, LCD, and HPI - enabling compact PCB layout with minimal external logic |
Applications
| Industrial Portable Navigation Devices | Smart Grid Substation Protection |
|---|---|
Use Scenario: Rugged handheld units performing real-time GPS/INS fusion, map rendering, and wireless telemetry in field service environments. IC Role / Device Role / Timing Role: OMAPL138BZCE4 serves as main applications processor executing Linux-based navigation stack while offloading sensor fusion math to C674x DSP. Use Value: Dual-core concurrency enables simultaneous UI responsiveness (ARM) and sub-100μs latency sensor processing (DSP), meeting IEC 61000-4-2 ESD immunity requirements. | Use Scenario: Intelligent electronic devices (IEDs) monitoring voltage/current waveforms, detecting faults, and executing trip commands within 20 ms. IC Role / Device Role / Timing Role: OMAPL138BZCE4 acts as protection logic engine - ARM handles communication (IEC 61850 MMS), DSP performs real-time FFT and harmonic analysis on sampled analog inputs. Use Value: On-chip 128KB shared RAM enables zero-copy transfer of 16-bit ADC samples to DSP L1D cache, achieving <500 ns interrupt latency for critical fault detection. |
| Remote Radio Unit (RRU) | Machine Vision (Low-End) |
Use Scenario: Outdoor base station units digitizing RF signals, applying digital pre-distortion (DPD), and managing CPRI fronthaul over SFP+. IC Role / Device Role / Timing Role: OMAPL138BZCE4 functions as baseband processor - C674x executes DPD coefficient updates and FIR filtering; ARM manages CPRI protocol stack and thermal monitoring. Use Value: 375-MHz C674x delivers 2746 MFLOPS for adaptive DPD, while EMAC + uPP interfaces enable deterministic 10-Gbps-equivalent fronthaul throughput via FPGA bridging. | Use Scenario: Embedded vision systems inspecting PCB solder joints using CMOS image sensors and binary classification algorithms. IC Role / Device Role / Timing Role: OMAPL138BZCE4 operates as vision coprocessor - VPIF captures BT.656 video; DSP runs edge detection and blob analysis; ARM hosts lightweight inference engine. Use Value: Integrated VPIF + McASP eliminates external video decoder, reducing BOM cost by $1.80/unit; 16MB/s uPP bandwidth supports 640×480@30fps raw sensor streaming. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core DSP+ARM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OMAPL138BZWT4 | Same die, 361-ball NFBGA with 0.80-mm pitch (16 mm × 16 mm); higher thermal resistance (θJA = 32.5°C/W vs. 27.1°C/W for ZCE) | Suitable for lower-density PCBs where larger footprint and relaxed thermal design are acceptable | Select ZWT for prototyping with standard BGA rework tools; ZCE preferred for production in thermally constrained enclosures. |
| TMS320C6748BZWT4 | Single-core C674x DSP (456 MHz), no ARM9; 128KB L2, no PRUSS, no SATA, reduced EMAC features (no RMII) | Targeted at pure DSP workloads (e.g., motor control, audio codecs) without Linux OS or complex connectivity | Choose C6748 when ARM functionality is unnecessary and BOM cost reduction outweighs loss of OS flexibility and peripheral richness. |
Compared with OMAPL138BZCE4, the ZWT variant offers identical functionality at a larger footprint and higher thermal impedance, while the C6748 sacrifices ARM capabilities and security features for lower cost and power - making OMAPL138BZCE4 optimal for Linux-capable, secure, mixed-workload industrial designs requiring compact thermal management.
Availability
OMAPL138BZCE4 is available at Aetrix Electronics and suitable for industrial portable navigation devices, smart grid substation protection systems, remote radio units, and low-end machine vision equipment requiring stable component supply across extended product lifecycles.
Supply support for OMAPL138BZCE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and communications markets since 1930.
The OMAP-L138 product line was designed specifically for low-power, cost-sensitive industrial embedded applications requiring both real-time DSP compute and full-featured ARM-based OS support - bridging the gap between microcontrollers and high-end application processors.
FAQ
What is the maximum operating frequency of the OMAPL138BZCE4 and its corresponding core voltage?
The OMAPL138BZCE4 operates at a maximum frequency of 375 MHz with a nominal core supply voltage of 1.2 V. This voltage must be regulated within ±3% tolerance and supported by appropriate decoupling capacitors per TI SPRS586H Section 5.5. The 375-MHz speed point is validated for industrial temperature range (–40°C to 105°C) and defines the guaranteed performance envelope for both ARM926EJ-S and C674x cores simultaneously.
Does the OMAPL138BZCE4 support secure boot, and what cryptographic primitives are used?
Yes, the OMAPL138BZCE4 implements TI Basic Secure Boot using AES-128 for image decryption and SHA-1 or SHA-256 for signature validation. A device-specific 128-bit cipher key generated by an NIST-800-22 certified RNG protects user keys. Secure boot locks JTAG by default and validates encrypted images loaded from external flash or EEPROM before any code execution - ensuring trusted firmware startup in safety-critical deployments.
How does the memory architecture of the OMAPL138BZCE4 differ between the ARM and DSP subsystems?
The OMAPL138BZCE4 employs asymmetric memory hierarchies: ARM uses 16KB I-cache + 16KB D-cache + 8KB vector RAM + 64KB ROM, while DSP uses 32KB L1P + 32KB L1D + 256KB L2 unified RAM/cache. Critically, 128KB of shared RAM is physically separate from L2 and accessible by both cores without arbitration delay - enabling zero-copy inter-processor communication for time-critical data exchange.
Which peripherals on the OMAPL138BZCE4 support hardware-accelerated direct memory access?
The OMAPL138BZCE4 integrates EDMA3 with 64 independent channels and 16 quick-DMA channels, supporting hardware-accelerated transfers for McASP, McBSP, uPP, EMAC, SATA, and USB modules. Each channel operates without CPU intervention, with programmable burst sizes and linked-parameter RAM for scatter-gather operations - essential for sustaining >50 MB/s throughput across multiple concurrent peripherals.
What package type and thermal characteristics define the OMAPL138BZCE4?
The OMAPL138BZCE4 uses a 361-ball Pb-free NFBGA package (13.0 mm × 13.0 mm, 0.65-mm ball pitch, ZCE suffix) with a junction-to-ambient thermal resistance (θJA) of 27.1°C/W under JEDEC JESD51-7 conditions. This package enables high I/O density and efficient heat dissipation in compact industrial enclosures, supporting continuous operation at 375 MHz within the industrial temperature range.
OMAPL138BZCE4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 361-LFBGA
- Series:
- OMAP-L1x
- Packaging:
- Bulk
- Product Status:
- Active
- Core Processor:
- ARM926EJ-S
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 456MHz
- Co-Processors/DSP:
- Signal Processing; C674x, System Control; CP15
- RAM Controllers:
- DDR2, LPDDR
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- LCD
- Ethernet:
- 10/100Mbps (1)
- SATA:
- SATA 3Gbps (1)
- USB:
- USB 1.1 + PHY (1), USB 2.0 + PHY (1)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- 0°C ~ 90°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- Boot Security, Cryptography
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 361-NFBGA (13x13)
- Additional Interfaces:
- HPI, I2C, McASP, McBSP, MMC/SD, SPI, UART
OMAPL138BZCE4 FAQ
1.How can I place an order for OMAPL138BZCE4 through Aetrix?
Please submit a Request for Quotation (RFQ) for OMAPL138BZCE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OMAPL138BZCE4 reliable?
The price and inventory of OMAPL138BZCE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OMAPL138BZCE4 is usually 5 days.
3.What payment methods are accepted for OMAPL138BZCE4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OMAPL138BZCE4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OMAPL138BZCE4?
OMAPL138BZCE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OMAPL138BZCE4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OMAPL138BZCE4?
For technical support, including OMAPL138BZCE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OMAPL138BZCE4 requirements.
6.How does Aetrix verify that OMAPL138BZCE4 is sourced from the original manufacturer or authorized distributors?
All OMAPL138BZCE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OMAPL138BZCE4 meets industry standards.
7.What is the process for return or replacement of OMAPL138BZCE4?
All OMAPL138BZCE4 units undergo pre-shipment inspection (PSI). If there is an issue with OMAPL138BZCE4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OMAPL138BZCE4 part is unused and in its original packaging.
Return procedure for OMAPL138BZCE4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OMAPL138BZCE4 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

