My Inquiry
My Account
Texas Instruments OMAPL138EZCE3
- Part No.:
- OMAPL138EZCE3
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 361-LFBGA
- Datasheet:
-
OMAPL138EZCE3.pdf
- Description:
- IC MPU OMAP-L1X 375MHZ 361NFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:2,657
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OMAPL138EZCE3 from Texas Instruments is a dual-core C6000™ DSP + ARM® SoC integrating a 456-MHz ARM926EJ-S RISC MPU and a 456-MHz C674x VLIW DSP, with 256KB L2 unified RAM/cache, 128KB shared RAM, and 1.8-V/3.3-V LVCMOS I/Os. It targets industrial portable navigation, smart grid substation protection, and biometric identification systems requiring deterministic real-time signal processing and robust OS support.
For engineers reviewing the OMAPL138EZCE3 datasheet, OMAPL138EZCE3 pinout, OMAPL138EZCE3 application, or OMAPL138EZCE3 equivalent, key selection factors include its 361-ball 0.65-mm-pitch NFBGA (ZCE) package, dual-core clock synchronization, EDMA3-based memory coherency, and hardware-accelerated SATA I/II and USB 2.0 OTG interfaces.
Technical Context
The OMAPL138EZCE3 implements a tightly coupled dual-core architecture where the ARM926EJ-S handles OS services, user interface, and peripheral control while the C674x DSP executes high-throughput signal processing tasks such as FFT, filtering, and video encode/decode. Memory coherency between cores is managed via shared L2 and 128KB RAM, with EDMA3 enabling zero-copy data movement across subsystems.
Its peripheral set includes a 10/100-Mbps EMAC with MII/RMII, two McASP audio ports with FIFOs and DIT capability, VPIF for BT.656 video capture/display, uPP for FPGA interfacing, and PRUSS for deterministic real-time I/O offload - all accessible through configurable pin multiplexing and protected by MMU-based memory protection units.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Frequency | 456 MHz ARM926EJ-S and 456 MHz C674x DSP - enables simultaneous real-time OS execution and 2746 MFLOPS floating-point computation. |
| L2 Memory | 256KB unified mapped RAM/cache - configurable as cache, SRAM, or hybrid; accessible by both ARM and DSP without performance penalty. |
| Shared RAM | 128KB dedicated RAM - provides low-latency inter-processor communication without consuming L2 bandwidth. |
| External Memory | DDR2/mDDR controller (16-bit, 256-MB space) + EMIFA (NOR/NAND/SDRAM) - supports boot from NAND and high-bandwidth data streaming. |
| Security | TI Basic Secure Boot with AES-128 encryption and SHA-256 validation - protects boot image integrity and prevents unauthorized firmware modification. |
| USB Interface | USB 2.0 OTG + USB 1.1 OHCI - enables device-host dual-role operation and legacy peripheral connectivity without external transceivers. |
| Video Interface | VPIF with dual 8-bit BT.656 capture and display channels - supports standard-definition video acquisition and playback in machine vision applications. |
Pinout & Package
OMAPL138EZCE3 uses a 361-ball NFBGA (ZCE) package with 13.0 mm × 13.0 mm body size and 0.65-mm ball pitch. The package supports 1.8-V and 3.3-V I/Os (excluding USB and DDR2), thermal pad on underside, and JEDEC-standard solder reflow profile.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ARM_CLKOUT | ARM subsystem clock output | Provides buffered 456-MHz clock for external timing synchronization or test probing. |
| DSP_CLKOUT | DSP subsystem clock output | Delivers independent 456-MHz DSP clock for trace analysis or external logic timing. |
| EMAC_RXD[3:0] | Ethernet MAC receive data | 4-bit MII/RMII parallel interface supporting 10/100 Mbps full/half-duplex operation. |
| USB0_DP / USB0_DM | USB 2.0 OTG differential pair | Integrated PHY eliminates need for external transceiver; supports high/full/low-speed modes. |
| VPIF_CLKIN | Video port input clock | Accepts 27-MHz reference for BT.656 video timing compliance and pixel clock generation. |
| PRU0_R30 / PRU1_R30 | Programmable Real-Time Unit GPIO export | Two dedicated pins expose PRU register 30 for deterministic real-time I/O control outside main CPU domains. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core cache coherency | Shared 256KB L2 and 128KB RAM enable lock-free inter-processor communication with predictable latency. |
| EDMA3 architecture | 64 independent DMA channels + 16 QDMA channels eliminate CPU overhead for high-bandwidth peripheral transfers. |
| PRUSS real-time offload | Two 32-bit RISC PRU cores with 4KB IRAM each handle time-critical I/O (e.g., PWM, encoder, GPIO bit-banging) without ARM/DSP intervention. |
| SATA controller | Hardware-assisted NCQ (32-entry queue) and SATA I/II support enable direct mass storage integration without host CPU scheduling. |
| Secure boot enforcement | AES-128 decryption and SHA-256 authentication occur in hardware before code execution, preventing runtime tampering of boot firmware. |
Applications
| Industrial Portable Navigation Devices | Smart Grid Substation Protection |
|---|---|
Use Scenario: Real-time GPS/INS fusion and map rendering in handheld field units operating under variable power and temperature conditions. IC Role / Device Role / Timing Role: OMAPL138EZCE3 serves as the central compute engine: ARM9 runs Linux-based navigation stack while C674x processes Kalman filter and sensor fusion algorithms at 456 MHz. Use Value: Integrated EDMA3 and 128KB shared RAM reduce sensor-to-display latency to <50 µs; dual-core thermal design sustains 456-MHz operation at -40°C to +85°C. | Use Scenario: Fault detection and breaker tripping coordination in digital protective relays deployed in high-voltage substations. IC Role / Device Role / Timing Role: OMAPL138EZCE3 acts as the protection logic processor: PRUSS executes microsecond-accurate sampling and trip decision logic, while ARM9 manages communication (IEC 61850) and HMI. Use Value: PRUSS register export (R30) enables sub-100-ns GPIO response; RTC with 32-kHz oscillator ensures precise time-stamping of fault events across networked relays. |
| Biometric Identification Terminals | Machine Vision (Low-End) |
Use Scenario: Fingerprint or iris matching in access control kiosks requiring secure template storage and fast match response. IC Role / Device Role / Timing Role: OMAPL138EZCE3 functions as the biometric coprocessor: C674x accelerates feature extraction and matching algorithms; ARM9 hosts secure boot and encrypted flash storage. Use Value: AES-128 hardware encryption secures biometric templates in external NAND; 256KB L2 cache minimizes algorithm memory stalls during 1:10000 template search. | Use Scenario: PCB inspection or barcode reading in factory-floor embedded vision systems using low-resolution CMOS sensors. IC Role / Device Role / Timing Role: OMAPL138EZCE3 operates as the vision pipeline controller: VPIF captures BT.656 video; C674x performs real-time edge detection and blob analysis; ARM9 drives display and Ethernet upload. Use Value: Dual 8-bit VPIF capture channels allow simultaneous front/rear camera input; McASP interfaces directly to audio alert DACs for pass/fail feedback. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core DSP+ARM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OMAPL138ZWT | Same die, 361-ball 0.80-mm-pitch NFBGA package - larger footprint (16 mm × 16 mm) and higher thermal resistance. | Preferred for designs with relaxed board area constraints and lower thermal dissipation requirements. | Select OMAPL138ZWT only when ZCE's 13 mm × 13 mm layout is incompatible with mechanical enclosure or thermal stack-up. |
| TMS320C6748 | Single-core C674x DSP (456 MHz) without ARM9 - lacks Linux-capable MPU, OS abstraction, and HPI/uPP interfaces. | Suitable for pure DSP workloads (e.g., motor control, audio codec) but cannot host rich UI or Ethernet protocol stacks. | Choose TMS320C6748 only when application requires no multitasking OS, no Ethernet MAC, and no parallel FPGA interfacing via uPP. |
Compared with OMAPL138ZWT, OMAPL138EZCE3 offers superior board density and thermal performance; compared with TMS320C6748, it delivers full Linux readiness and heterogeneous processing - essential for applications needing both deterministic DSP and flexible application-layer software.
Availability
OMAPL138EZCE3 is available at Aetrix Electronics and suitable for industrial portable navigation devices, smart grid substation protection relays, and biometric identification terminals requiring stable component supply over extended product lifecycles.
Supply support for OMAPL138EZCE3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and communications markets.
The OMAP-L138 product line was designed for cost-sensitive, low-power industrial applications requiring integrated DSP performance and ARM-based OS support - bridging the gap between high-end application processors and standalone DSPs.
FAQ
What is the maximum operating frequency of the OMAPL138EZCE3?
The OMAPL138EZCE3 operates at 456 MHz for both the ARM926EJ-S core and the C674x DSP core under 1.3-V core voltage conditions. This frequency is validated across the industrial temperature range (-40°C to +85°C) and requires compliant power sequencing per TI's SPRS586J datasheet Section 5.3.
Does the OMAPL138EZCE3 support secure boot functionality?
Yes, the OMAPL138EZCE3 implements TI Basic Secure Boot using AES-128 for image decryption and SHA-256 for integrity validation. Boot images stored in external NAND or SPI flash are authenticated before execution, and the JTAG port remains locked until secure boot completes - protecting against firmware tampering in deployed systems.
What memory interfaces does the OMAPL138EZCE3 provide?
The OMAPL138EZCE3 integrates two independent external memory controllers: an EMIFA supporting NOR/NAND flash and 16-bit SDRAM, and a DDR2/mDDR controller supporting 16-bit wide 256-MB address spaces. On-chip memory includes 256KB L2 unified RAM/cache, 128KB shared RAM, and separate 16KB instruction/data caches for ARM and DSP subsystems.
Can the OMAPL138EZCE3 connect directly to a SATA storage device?
Yes, the OMAPL138EZCE3 includes a native Serial ATA controller supporting both SATA I (1.5 Gbps) and SATA II (3.0 Gbps) standards. It features hardware-assisted Native Command Queuing for up to 32 commands and supports port multipliers - enabling direct connection to 2.5-inch HDDs or SATA SSDs without bridge chips.
What is the package type and ball pitch of the OMAPL138EZCE3?
The OMAPL138EZCE3 uses a 361-ball NFBGA package with part suffix ZCE, measuring 13.0 mm × 13.0 mm and featuring a 0.65-mm ball pitch. This package is lead-free, RoHS-compliant, and specified for reflow soldering per JEDEC J-STD-020.
OMAPL138EZCE3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 361-LFBGA
- Series:
- OMAP-L1x
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM926EJ-S
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 375MHz
- Co-Processors/DSP:
- Signal Processing; C674x, System Control; CP15
- RAM Controllers:
- SDRAM
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- LCD
- Ethernet:
- 10/100Mbps (1)
- SATA:
- SATA 3Gbps (1)
- USB:
- USB 1.1 + PHY (1), USB 2.0 + PHY (1)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- 0°C ~ 90°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- Boot Security, Cryptography
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 361-NFBGA (13x13)
- Additional Interfaces:
- HPI, I2C, McASP, McBSP, MMC/SD, SPI, UART
OMAPL138EZCE3 FAQ
1.How can I place an order for OMAPL138EZCE3 through Aetrix?
Please submit a Request for Quotation (RFQ) for OMAPL138EZCE3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OMAPL138EZCE3 reliable?
The price and inventory of OMAPL138EZCE3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OMAPL138EZCE3 is usually 5 days.
3.What payment methods are accepted for OMAPL138EZCE3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OMAPL138EZCE3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OMAPL138EZCE3?
OMAPL138EZCE3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OMAPL138EZCE3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OMAPL138EZCE3?
For technical support, including OMAPL138EZCE3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OMAPL138EZCE3 requirements.
6.How does Aetrix verify that OMAPL138EZCE3 is sourced from the original manufacturer or authorized distributors?
All OMAPL138EZCE3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OMAPL138EZCE3 meets industry standards.
7.What is the process for return or replacement of OMAPL138EZCE3?
All OMAPL138EZCE3 units undergo pre-shipment inspection (PSI). If there is an issue with OMAPL138EZCE3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OMAPL138EZCE3 part is unused and in its original packaging.
Return procedure for OMAPL138EZCE3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OMAPL138EZCE3 Tags
-
AT91SAM9260B-CU-999
Microchip Technology
-
AT91SAM9G25-CU
Microchip Technology
-
ATSAMA5D27C-CU
Microchip Technology
-
AT91SAM9X35-CU
Microchip Technology
-
AT91SAM9X25-CU
Microchip Technology
-
MCIMX6Y2CVM08AB
NXP Semiconductors
.JPG)
-
AM3352BZCZ100
Texas Instruments
-
AT91SAM9260B-CU
Microchip Technology
-
AT91SAM9260B-QU
Microchip Technology
-
ATSAMA5D31A-CU
Microchip Technology
-
AT91SAM9G20B-CU-999
Microchip Technology
-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
