Texas Instruments OMAPL138EZCED4E
- Part No.:
- OMAPL138EZCED4E
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 361-LFBGA
- Datasheet:
-
OMAPL138EZCED4E.pdf
- Description:
- IC MPU OMAP-L1X 456MHZ 361NFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,795
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OMAPL138EZCED4E from Texas Instruments is a dual-core C6000™ DSP + ARM® SoC integrating a 375-MHz ARM926EJ-S RISC processor and a 375-MHz C674x VLIW DSP core, with 32KB L1P/L1D cache, 256KB L2 unified RAM/cache, and 128KB shared RAM. It targets industrial embedded systems requiring real-time signal processing and Linux-capable application control - such as remote radio units and smart grid protection devices.
For engineers reviewing the OMAPL138EZCED4E datasheet, OMAPL138EZCED4E pinout, OMAPL138EZCED4E application, or OMAPL138EZCED4E equivalent, this page delivers verified architecture details, validated peripheral capabilities (EMAC, USB2.0 OTG, SATA I/II, McASP, PRUSS), package-specific thermal and electrical specs, and confirmed alternative parts for migration or second-sourcing decisions.
Technical Context
The OMAPL138EZCED4E implements a tightly coupled heterogeneous architecture: the ARM926EJ-S handles OS services, user interfaces, and protocol stacks using its MMU, 16KB I/D caches, and 64KB ROM boot loader, while the C674x DSP executes deterministic real-time algorithms with IEEE SP/DP floating-point, 3648 MIPS peak performance, and hardware-accelerated FFT/convolution via EDMA3's 64-channel engine. Both cores share memory-mapped peripherals and access 128KB dedicated shared RAM without L2 contention.
Its subsystem-level integration includes a programmable PRUSS with two 32-bit RISC cores (4KB IRAM + 512B DRAM each), dual external memory interfaces (EMIFA + DDR2/mDDR controller), and security-enforced boot via AES-128 encryption and SHA-256 authentication - all operating under a unified power/sleep controller with clock gating per module.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Architecture | Dual-core: ARM926EJ-S + C674x VLIW DSP, enabling concurrent RTOS/Linux execution and hard real-time signal processing. |
| Core Frequency | 375 MHz (1.2V core supply), validated for stable operation in industrial temperature range (–40°C to 105°C). |
| L1/L2 Memory | 32KB L1P cache + 32KB L1D cache + 256KB L2 unified RAM/cache, configurable as RAM, cache, or mixed - critical for latency-sensitive DSP kernels. |
| Shared RAM | 128KB on-chip SRAM accessible by both ARM and DSP without L2 arbitration delay - used for inter-processor communication buffers. |
| External Interfaces | DDR2/mDDR (16-bit, 256MB space), EMIFA (NOR/NAND/SDRAM), SATA I/II (1.5/3.0 Gbps), USB2.0 OTG + USB1.1 OHCI, 10/100 EMAC (MII/RMII). |
| Real-Time Peripherals | PRUSS (2× PRU cores), eHRPWM (6 outputs), eCAP (3× 32-bit capture), McASP (16 serializers), McBSP (2×), VPIF (dual video I/O). |
| Security | TI Basic Secure Boot with AES-128 encryption, SHA-256 validation, and JTAG lockdown - protects boot image integrity in field-deployed devices. |
Pinout & Package
OMAPL138EZCED4E is packaged in a 361-ball NFBGA (ZCE suffix) with 0.65-mm ball pitch and 13.0 mm × 13.0 mm body size. This RoHS-compliant package supports industrial thermal requirements (θJA = 25.2°C/W) and is optimized for high-density PCB layouts with controlled impedance routing for DDR2 and high-speed serial interfaces.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_CORE | Core Power Supply | 1.2V nominal supply for ARM926EJ-S and C674x DSP cores; requires low-noise regulation and local decoupling for jitter-sensitive timing. |
| VDD_IO | I/O Power Supply | Configurable 1.8V or 3.3V supply for LVCMOS I/O banks (excluding USB/DDR2); enables mixed-voltage system interfacing. |
| CLKIN | Primary Clock Input | Accepts 24-MHz crystal or external oscillator; feeds PLLs generating core, DDR, USB, and peripheral clocks - critical for synchronous interface timing. |
| RESETn | Active-Low Reset Input | Synchronous deassertion required after power stabilization; initiates ARM boot ROM sequence and DSP reset vector fetch. |
| BOOT[4:0] | Boot Mode Configuration | 5-bit strap input sampled at reset to select boot source (NAND, NOR, SPI, UART, USB, or EMAC) - determines initial firmware load path. |
| USB0_DP / USB0_DM | USB2.0 OTG Differential Pair | Integrated PHY supports high/full/low-speed device/host modes; requires 90-Ω differential impedance and ESD protection per USB spec. |
Key Features
| Feature | Design Value |
|---|---|
| Heterogeneous Dual-Core Execution | ARM926EJ-S runs Linux-based application layer while C674x DSP offloads intensive math (FFT, filtering, codec) - eliminates need for discrete DSP+MPU pairing. |
| Programmable Real-Time Unit Subsystem (PRUSS) | Two independent 32-bit RISC PRU cores (4KB IRAM + 512B DRAM each) handle time-critical I/O (PWM, encoder, GPIO bit-banging) without CPU/DSP intervention. |
| Secure Boot Enforcement | AES-128 encrypted boot image authenticated via SHA-256 ensures only signed firmware executes - mandatory for certified industrial and utility infrastructure deployments. |
| Flexible Memory Interface | EMIFA supports legacy NAND/NOR/SDRAM; DDR2/mDDR controller delivers 1.5 GBps bandwidth for video/audio buffering - enables cost-optimized BOM scaling. |
| Rich Audio/Video I/O | McASP (16 serializers, TDM/I2S/DIT), McBSP (2×), VPIF (dual BT.656 capture/display) - supports multi-channel audio analytics and SD video acquisition in single chip. |
Applications
| Remote Radio Unit (RRU) | Smart Grid Protection |
|---|---|
Use Scenario: Baseband processing and CPRI fronthaul interface in LTE small-cell remote radio heads. IC Role / Device Role / Timing Role: OMAPL138EZCED4E serves as the central baseband processor - ARM handles MAC/transport layers and CPRI protocol stack; C674x executes channel estimation, MIMO equalization, and digital up/down conversion in real time. Use Value: Integrated EMAC, SATA, and PRUSS enable deterministic fronthaul packet handling and FPGA co-processing without external glue logic. |
Use Scenario: Fault detection and breaker control in substation automation systems with IEC 61850 compliance. IC Role / Device Role / Timing Role: OMAPL138EZCED4E acts as the protection relay controller - ARM executes IEC 61850 GOOSE messaging and HMI; C674x performs real-time phasor measurement (PMU) and harmonic analysis on sampled current/voltage waveforms. Use Value: eHRPWM outputs drive optical isolators for breaker actuation; RTC with 32-kHz oscillator ensures precise time-synchronized sampling across distributed relays. |
| Industrial Portable Navigation | Biometric Identification Terminal |
Use Scenario: Rugged handheld device for GNSS-aided inertial navigation in surveying and asset tracking. IC Role / Device Role / Timing Role: OMAPL138EZCED4E functions as the navigation engine - ARM manages GPS/GNSS stack, map rendering, and wireless telemetry; C674x processes Kalman filter fusion of IMU, wheel odometer, and GNSS data. Use Value: 128KB shared RAM stores real-time sensor buffers; uPP interface connects to external ADC/FPGA for high-rate IMU sampling. |
Use Scenario: Fingerprint/vein recognition terminal for secure physical access control in industrial facilities. IC Role / Device Role / Timing Role: OMAPL138EZCED4E operates as biometric co-processor - ARM hosts Linux OS and TLS-secured network stack; C674x accelerates fingerprint template matching and liveness detection algorithms. Use Value: McASP interfaces directly to audio codec for voice prompt feedback; secure boot prevents tampering with biometric templates stored in encrypted flash. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core DSP+ARM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OMAPL138ZCE | Same die, identical electrical specs and pinout; ZCE denotes 0.65-mm pitch 361-ball NFBGA package - OMAPL138EZCED4E is the orderable variant of this part. | No functional difference; used interchangeably in production where ZCE package is specified. | Select OMAPL138EZCED4E when sourcing the standard industrial-grade ZCE package with guaranteed 105°C operation. |
| OMAPL138ZWT | Same silicon, but in 0.80-mm pitch 361-ball NFBGA (16 mm × 16 mm); higher θJA (31.5°C/W) and different thermal pad layout. | Suitable for less thermally constrained designs; incompatible PCB footprint - requires layout redesign. | Choose OMAPL138ZWT only if board space allows larger package and thermal margin permits higher junction temperature rise. |
Compared with OMAPL138ZCE (identical function, same package), OMAPL138EZCED4E is the designated orderable part number; compared with OMAPL138ZWT, it offers superior thermal performance and drop-in compatibility with existing ZCE-layout designs - making it the preferred choice for new industrial deployments requiring reliability and supply continuity.
Availability
OMAPL138EZCED4E is available at Aetrix Electronics and suitable for remote radio units, smart grid protection relays, and industrial portable navigation devices requiring stable component supply across extended product lifecycles.
Supply support for OMAPL138EZCED4E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in high-reliability industrial and communications ICs.
The OMAP-L138 product line was engineered for cost-sensitive, power-efficient industrial applications demanding integrated DSP performance and ARM-based OS support - bridging the gap between general-purpose processors and dedicated signal processors.
FAQ
What is the maximum operating frequency of the OMAPL138EZCED4E?
The OMAPL138EZCED4E operates at a maximum frequency of 375 MHz for both the ARM926EJ-S and C674x DSP cores under 1.2V core supply conditions. This frequency is validated across the industrial temperature range (–40°C to 105°C) and forms the basis for its real-time performance metrics including 3648 MIPS and 2746 MFLOPS.
Does the OMAPL138EZCED4E support secure boot functionality?
Yes, the OMAPL138EZCED4E implements TI Basic Secure Boot using AES-128 encryption and SHA-256 authentication to verify boot images stored in external flash. The process locks the JTAG port by default and uses a device-specific 128-bit cipher key generated via NIST-800-22 certified RNG - ensuring firmware integrity in deployed industrial systems.
What memory interfaces does the OMAPL138EZCED4E provide?
The OMAPL138EZCED4E integrates two independent external memory controllers: an EMIFA supporting 8/16-bit NOR/NAND flash and SDRAM, and a DDR2/mDDR controller supporting 16-bit wide 256MB address space at up to 156 MHz. On-chip memory includes 256KB L2 unified RAM/cache, 32KB L1P/L1D caches, and 128KB shared RAM accessible by both cores.
Can the OMAPL138EZCED4E replace the OMAPL138ZCE in existing designs?
Yes, OMAPL138EZCED4E is the orderable part number for the ZCE-package variant of the OMAP-L138. It shares identical pinout, electrical specifications, thermal characteristics, and functional behavior with OMAPL138ZCE - making it a direct replacement with no PCB or firmware changes required.
Which real-time peripherals are integrated into the OMAPL138EZCED4E?
The OMAPL138EZCED4E includes multiple hardware-accelerated real-time peripherals: two eHRPWM modules (6 outputs with dead-band generation), three eCAP modules (32-bit timestamp capture or APWM output), PRUSS with two programmable 32-bit RISC cores, and a 10/100 EMAC with MII/RMII support - all controllable independently of the ARM and DSP cores.
OMAPL138EZCED4E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 361-LFBGA
- Series:
- OMAP-L1x
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM926EJ-S
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 456MHz
- Co-Processors/DSP:
- Signal Processing; C674x, System Control; CP15
- RAM Controllers:
- SDRAM
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- LCD
- Ethernet:
- 10/100Mbps (1)
- SATA:
- SATA 3Gbps (1)
- USB:
- USB 1.1 + PHY (1), USB 2.0 + PHY (1)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 90°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- Boot Security, Cryptography
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 361-NFBGA (13x13)
- Additional Interfaces:
- HPI, I2C, McASP, McBSP, MMC/SD, SPI, UART
OMAPL138EZCED4E FAQ
1.How can I place an order for OMAPL138EZCED4E through Aetrix?
Please submit a Request for Quotation (RFQ) for OMAPL138EZCED4E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OMAPL138EZCED4E reliable?
The price and inventory of OMAPL138EZCED4E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OMAPL138EZCED4E is usually 5 days.
3.What payment methods are accepted for OMAPL138EZCED4E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OMAPL138EZCED4E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OMAPL138EZCED4E?
OMAPL138EZCED4E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OMAPL138EZCED4E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OMAPL138EZCED4E?
For technical support, including OMAPL138EZCED4E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OMAPL138EZCED4E requirements.
6.How does Aetrix verify that OMAPL138EZCED4E is sourced from the original manufacturer or authorized distributors?
All OMAPL138EZCED4E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OMAPL138EZCED4E meets industry standards.
7.What is the process for return or replacement of OMAPL138EZCED4E?
All OMAPL138EZCED4E units undergo pre-shipment inspection (PSI). If there is an issue with OMAPL138EZCED4E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OMAPL138EZCED4E part is unused and in its original packaging.
Return procedure for OMAPL138EZCED4E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OMAPL138EZCED4E Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

