Texas Instruments ONET4291PARGVT
- Part No.:
- ONET4291PARGVT
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-VQFN Exposed Pad
- Datasheet:
-
ONET4291PARGVT.pdf
- Description:
- IC LIMITING 1 CIRCUIT 16VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:165
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ONET4291PARGVT from Texas Instruments is a 1-Gbps to 4.25-Gbps rate-selectable limiting amplifier with CML differential outputs, on-chip 50-Ω back-termination to VCC, and integrated loss-of-signal (LOS) detection. It delivers ~43 dB small-signal gain, supports digital bandwidth/output amplitude/LOS threshold control via two-wire interface, and operates from a single 3.3-V supply in SONET/SDH, Fibre Channel, and Gigabit Ethernet receiver front-ends.
For engineers reviewing the ONET4291PARGVT datasheet, ONET4291PARGVT pinout, ONET4291PARGVT application, or ONET4291PARGVT equivalent, this page provides verified technical context, validated pin functions, confirmed operating parameters across data rates, and real-world design implications for optical receiver signal conditioning.
Technical Context
The ONET4291PARGVT implements a high-speed analog data path comprising two cascaded gain stages (37 dB + 6 dB), DC feedback for input offset cancellation, and a CML output buffer with integrated 50-Ω termination. Its bandwidth is digitally selectable across 16 settings (0.73–4.39 GHz) using a 4-bit register, enabling precise alignment with 1.0625-, 2.125-, and 4.25-Gbps protocols.
Loss-of-signal detection uses dual peak detectors monitoring first- and second-stage outputs, comparing against a programmable threshold set either by external resistor (TH-to-GND) or internal 6-bit digitally controlled resistor (RTHI/TH shorted). The two-wire interface (SCK/SDA) supports register writes to addresses 4 (bandwidth) and 5 (LOS threshold/output amplitude) with 100-kΩ pullups and open-drain compatibility.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data rate range | 1.0625 Gbps, 2.125 Gbps, and 4.25 Gbps - matches standard Fibre Channel, Gigabit Ethernet, and SONET OC-48/SDH STM-16 line rates. |
| Small-signal gain | 38–46 dB - ensures full CML output swing (up to 1000 mVp-p) from as low as 5 mVp-p input, critical for weak ROSA signals. |
| Input sensitivity (vIN,MIN) | 8–14 mVp-p at 4.25 Gbps (BER < 10−12) - enables reliable operation with low-output transimpedance amplifiers. |
| Output voltage (VOD) | Selectable 400/600/800/1000 mVp-p - allows matching to downstream CDR or FPGA input thresholds without external attenuation. |
| Supply current (IVCC) | 24–64 mA depending on output amplitude and bandwidth setting - scales with performance, enabling power-aware configuration. |
| Operating temperature | −40°C to +85°C ambient - qualified for industrial and telecom infrastructure environments. |
| Package | 16-terminal QFN (RGV), 4 mm × 4 mm, 0.65 mm pitch - surface-mount compatible with high-density optical module layouts. |
Pinout & Package
ONET4291PARGVT is housed in a 4-mm × 4-mm, 16-terminal QFN package (TI RGV) with exposed thermal pad (EP) tied to GND. Pin numbering follows top-view layout with pin 1 at top-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (LOS) | Open-drain MOS output | Active-low LOS flag; requires external 10-kΩ pullup to VCC for proper logic level translation. |
| 2 (SD) | CMOS output | Active-high signal-good indicator; complements LOS with inverted logic for system status monitoring. |
| 3 (SCK) | CMOS input | Two-wire serial clock; includes internal 100-kΩ pullup, compatible with microcontroller GPIOs driving open-drain lines. |
| 4 (SDA) | CMOS input | Two-wire serial data; includes internal 100-kΩ pullup, supports bidirectional communication during register reads/writes. |
| 5 (COC−), 6 (COC+) | Analog terminals | Differential connection point for 0.1-µF offset cancellation capacitor; sets low-frequency cutoff of DC feedback loop. |
| 7 (DIN+), 8 (DIN−) | Analog inputs | Differentially terminated 100-Ω inputs with on-chip 50-Ω termination to COC+ and COC−; accepts AC-coupled signals from ROSA. |
| 9 (RTHI), 10 (TH) | Analog inputs | Joint interface for digital LOS threshold control: shorting RTHI–TH enables internal 6-bit resistor (8–86.75 kΩ); TH-to-GND enables external resistor tuning. |
| 11, 12 (VCC) | Supply | 3.3-V main supply pins; decoupling capacitors required near each pin for high-frequency noise suppression. |
| 13, 16 (GND), EP | Supply | Ground reference and thermal path; exposed pad must be soldered to PCB ground plane for thermal and electrical integrity. |
| 14 (DOUT−), 15 (DOUT+) | CML outputs | Differential CML outputs with integrated 50-Ω back-termination to VCC; drive 50-Ω transmission lines directly without external resistors. |
Key Features
| Feature | Design Value |
|---|---|
| Digitally selectable bandwidth | 16 discrete settings (0.73–4.39 GHz) via 4-bit register - eliminates external filter components and enables protocol agility. |
| Programmable output amplitude | 4 levels (400–1000 mVp-p) via 2-bit register - optimizes signal integrity into downstream CDR or FPGA receivers without external gain stages. |
| Configurable LOS threshold | 64-step internal resistor (8–86.75 kΩ) or external resistor (12–62 kΩ) - adapts detection sensitivity to varying ROSA output levels and link budgets. |
| On-chip DC feedback | Compensates input offset voltages using differential COC+ / COC− capacitor network - maintains baseline stability for sub-10-mVp-p inputs. |
| Low-power multirate operation | 24–64 mA supply current scaling with bandwidth/output amplitude - reduces thermal load in compact SFP modules. |
Applications
| Fibre Channel Receiver | Gigabit Ethernet Receiver |
|---|---|
Use Scenario: Front-end signal conditioning in 1×/2× Fibre Channel optical modules interfacing with transimpedance amplifiers (ROSA). IC Role / Device Role / Timing Role: Limiting amplifier providing gain, signal reshaping, and loss-of-signal detection before CDR stage. Use Value: 8–14 mVp-p sensitivity at 2.125 Gbps enables robust link operation with low-gain ROSAs; programmable LOS threshold accommodates varying photodiode responsivity. | Use Scenario: Signal recovery in 1000BASE-SX/LX optical transceivers compliant with IEEE 802.3z. IC Role / Device Role / Timing Role: High-speed limiting amplifier converting weak differential current-mode signals from ROSA into clean CML logic levels. Use Value: 43 dB gain and 4.25-Gbps capability ensure compliance with Gigabit Ethernet jitter and BER requirements; CML outputs interface directly with standard CDR ICs. |
| SONET/SDH Transmission System | Optical Line Card Interface |
Use Scenario: Data recovery in OC-48/STM-16 line cards where multirate flexibility and deterministic jitter control are essential. IC Role / Device Role / Timing Role: Rate-selectable limiting amplifier supporting 1.0625/2.125/4.25 Gbps modes with identical pinout and control interface. Use Value: Bandwidth register selection (0.73–4.39 GHz) aligns precisely with SONET/SDH spectral masks; low deterministic jitter (<18 psp-p) preserves eye opening. | Use Scenario: Embedded optical interface in carrier-grade routers and switches requiring long-term reliability and thermal stability. IC Role / Device Role / Timing Role: Signal conditioning element in hot-pluggable SFP modules operating across −40°C to +85°C ambient range. Use Value: −40°C to +85°C qualification and 4-mm QFN package support dense, fanless line card designs; exposed thermal pad ensures junction temperature remains within safe limits. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar limiting amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX3761EEE+ | Fixed 3.2-Gbps bandwidth; no digital bandwidth/output amplitude control; 3.3-V only; 16-pin QSOP package. | Lacks multirate configurability and programmable LOS threshold; suited for fixed-rate legacy systems. | Choose MAX3761EEE+ only when protocol rate is static and board space permits larger QSOP footprint. |
| LMH0387SQ/NOPB | Integrated reclocker with CDR; supports up to 3.75 Gbps; requires external reference clock; 32-pin WQFN package. | Provides clock/data recovery, not just limiting amplification; higher integration but greater complexity and power draw. | Select LMH0387SQ/NOPB when deterministic jitter reduction and clock regeneration are required beyond basic limiting. |
Compared with MAX3761EEE+ and LMH0387SQ/NOPB, the ONET4291PARGVT uniquely balances multirate agility, low-power operation, and compact QFN packaging-making it optimal for cost-sensitive, space-constrained optical modules needing field-programmable signal conditioning without CDR overhead.
Availability
ONET4291PARGVT is available at Aetrix Electronics and suitable for Fibre Channel, Gigabit Ethernet, and SONET/SDH receiver designs requiring stable component supply, long-lifecycle support, and consistent parametric performance across production batches.
Supply support for ONET4291PARGVT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies for industrial, automotive, and communications markets.
The ONET4291PARGVT belongs to TI's high-speed optical networking amplifier family, engineered specifically for multirate fiber-optic receiver front-ends where gain, jitter, and configurability directly impact link budget and system interoperability.
FAQ
What data rates does the ONET4291PARGVT support?
The ONET4291PARGVT supports three standardized data rates: 1.0625 Gbps (Gigabit Ethernet), 2.125 Gbps (2× Fibre Channel), and 4.25 Gbps (4× Fibre Channel and SONET OC-48/SDH STM-16). Its bandwidth is digitally configurable across 16 settings (0.73–4.39 GHz) to match these rates precisely, and its input sensitivity remains effective down to 5 mVp-p at 4.25 Gbps. This makes the ONET4291PARGVT suitable for mixed-rate optical modules where firmware-driven rate adaptation is required.
How is loss-of-signal (LOS) detection configured on the ONET4291PARGVT?
LOS detection on the ONET4291PARGVT can be configured in two ways: (1) externally, by connecting a resistor between TH and GND (12–62 kΩ range), or (2) digitally, by shorting TH to RTHI and programming a 6-bit register (address 5) to select one of 64 internal resistor values (8–86.75 kΩ). The device uses dual peak detectors to monitor gain-stage outputs and asserts LOS when input amplitude falls below the programmed threshold. The ONET4291PARGVT also provides complementary SD (signal detect) output for system-level status monitoring.
Does the ONET4291PARGVT require external termination resistors on its CML outputs?
No, the ONET4291PARGVT does not require external termination resistors on its DOUT+ and DOUT− pins. It integrates 50-Ω on-chip back-termination to VCC for both outputs, enabling direct connection to 50-Ω transmission lines or downstream CDR inputs without additional components. This simplifies PCB layout, reduces component count, and improves signal integrity by eliminating stubs or mismatch-induced reflections. The ONET4291PARGVT's CML outputs deliver 400–1000 mVp-p differential swing depending on register-controlled amplitude setting.
What is the role of the COC+ and COC− pins on the ONET4291PARGVT?
The COC+ and COC− pins on the ONET4291PARGVT form the differential connection point for a mandatory 0.1-µF capacitor that sets the low-frequency cutoff of the internal DC feedback loop. This loop compensates for input offset voltages across temperature and process variation, ensuring stable operation even with very small input signals (as low as 5 mVp-p). The capacitor must be placed close to the device with matched trace lengths to preserve common-mode rejection. Failure to populate this capacitor results in baseline drift and degraded limiting performance in the ONET4291PARGVT.
Can the ONET4291PARGVT operate from supplies other than 3.3 V?
The ONET4291PARGVT is specified for operation from a single 3.3-V supply with tolerance of ±10% (2.9 V to 3.6 V). Absolute maximum ratings prohibit operation above 4 V or below −0.3 V on VCC. While some functionality may appear operational outside this range, TI does not characterize or guarantee performance, and doing so risks permanent damage or parametric shift. All published specifications-including gain, bandwidth, jitter, and LOS accuracy-are validated only within the 2.9–3.6 V window. Therefore, the ONET4291PARGVT must be powered strictly within its recommended supply range.
ONET4291PARGVT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-VQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Amplifier Type:
- Limiting
- Number of Circuits:
- 1
- Output Type:
- Differential
- Slew Rate:
- -
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 4.5 GHz
- Current - Input Bias:
- -
- Voltage - Input Offset:
- -
- Current - Supply:
- 50mA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 2.9 V
- Voltage - Supply Span (Max):
- 3.6 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-VQFN (4x4)
ONET4291PARGVT FAQ
1.How can I place an order for ONET4291PARGVT through Aetrix?
Please submit a Request for Quotation (RFQ) for ONET4291PARGVT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ONET4291PARGVT reliable?
The price and inventory of ONET4291PARGVT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ONET4291PARGVT is usually 5 days.
3.What payment methods are accepted for ONET4291PARGVT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ONET4291PARGVT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ONET4291PARGVT?
ONET4291PARGVT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ONET4291PARGVT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ONET4291PARGVT?
For technical support, including ONET4291PARGVT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ONET4291PARGVT requirements.
6.How does Aetrix verify that ONET4291PARGVT is sourced from the original manufacturer or authorized distributors?
All ONET4291PARGVT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ONET4291PARGVT meets industry standards.
7.What is the process for return or replacement of ONET4291PARGVT?
All ONET4291PARGVT units undergo pre-shipment inspection (PSI). If there is an issue with ONET4291PARGVT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ONET4291PARGVT part is unused and in its original packaging.
Return procedure for ONET4291PARGVT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ONET4291PARGVT Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)