Texas Instruments ONET8511TY
- Part No.:
- ONET8511TY
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- Die
- Datasheet:
-
ONET8511TY.pdf
- Description:
- IC TRANSIMPEDANCE 1 CIRC DIESALE
- Quantity:
- Payment:

- Shipping:

Inventory:1,786
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ONET8511TY from Texas Instruments is a die-form 11.3 Gbps linear transimpedance amplifier (TIA) with integrated AGC and RSSI, designed for optical receiver front-ends in high-speed fiber links. It delivers 5.5 kΩ differential small-signal transimpedance, 8 GHz bandwidth, 10 pA/√Hz input-referred noise, and operates from –25°C to 100°C on a single 3.3 V supply - enabling use in SFP+ and 10 Gigabit Ethernet LRM receivers.
For engineers reviewing the ONET8511TY datasheet, ONET8511TY pinout, ONET8511TY application, or ONET8511TY equivalent, key selection criteria include its die-level packaging, photodiode bias filtering via FILTER1/FILTER2 pads, CML output termination, RSSI current-output scaling, and AGC settling time of 7–14 µs under dynamic optical input conditions.
Technical Context
The ONET8511TY implements a three-stage signal path: a transimpedance amplifier converting photodiode current to voltage, an AGC-controlled voltage amplifier providing linear gain and single-ended-to-differential conversion, and a CML output buffer with on-chip 50 Ω back-termination to VCC. Its AGC dynamically adjusts gain to maintain linearity up to 2 mAP-P input current.
Dedicated on-die supply filtering includes separate VCC_IN for the TIA stage and VCC_OUT for AGC/CML stages, plus internal 220 Ω filter resistors at FILTER1/FILTER2 connected to photodiode bias. The RSSI circuit monitors the filter resistor voltage drop and outputs a proportional mirrored current - requiring external resistive load to ground with voltage compliance ≤ VCC–0.65 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Small-signal transimpedance | 5.5 kΩ differential - defines voltage output per unit photodiode current; enables high sensitivity at 10–11.3 Gbps data rates |
| Small-signal bandwidth | 8 GHz - supports full NRZ eye opening at 10.3 Gbps with low jitter; dependent on photodiode capacitance & bond-wire inductance |
| Input-referred noise density | 10 pA/√Hz - sets minimum detectable optical signal level; critical for low-extinction-ratio and long-reach optical links |
| AGC settling time | 7–14 µs - determines recovery speed after large input transients; ensures stable operation during link training or burst-mode signaling |
| RSSI output gain | 1 A/A typical - provides scalable current output proportional to received optical power; requires external resistor for voltage conversion |
| Supply voltage range | 2.95 V to 3.6 V - supports industrial temperature operation without regulation overhead; dual supplies (VCC_IN/VCC_OUT) isolate TIA noise |
| Operating temperature | –25°C to 100°C (die backside) - qualified for uncooled TO-can packaging in telecom and datacom modules |
| Power dissipation | <160 mW typical - enables compact, thermally constrained optical subassemblies without active cooling |
Pinout & Package
ONET8511TY is supplied as a bare die (DIESALE package), measuring 945 × 1200 µm with 18 bond pads. It is optimized for TO-46 can integration and requires wire bonding to external substrate or leadframe. Die thickness is 203 µm; pad dimensions are 105 × 65 µm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN | Analog input | Photodiode anode connection; high-impedance node sensitive to parasitic capacitance - must minimize bond-wire length & stray C |
| FILTER1 / FILTER2 | Analog bias supply | DC photodiode cathode bias nodes; internally connected to 220 Ω resistor + on-die capacitor - essential for AGC functionality |
| OUT+ / OUT– | Analog CML outputs | Differential data outputs with internal 50 Ω pull-up to VCC; require AC coupling (e.g., 0.1 µF) to next-stage receiver |
| RSSI | Analog current output | Proportional mirror of input signal strength; must be sunk to GND via external resistor - voltage at pad must not exceed VCC–0.65 V |
| VCC_IN / VCC_OUT | Supply inputs | Separate 3.3 V supplies: VCC_IN powers TIA stage only; VCC_OUT powers AGC amplifier and CML buffer - prevents supply noise coupling |
| GND (pads 4,8,10,12–18) | Supply ground | All 12 GND pads are internally connected; bonding all is optional but recommended for optimal RF grounding and thermal conduction |
Key Features
| Feature | Design Value |
|---|---|
| Integrated photodiode bias filtering | On-die 220 Ω resistor + capacitor at FILTER1/FILTER2 eliminates need for external bias network - simplifies TO-can layout and improves AGC stability |
| AGC with fast settling | 7–14 µs response to input step changes - maintains linear operation across wide dynamic range (2 mAP-P) without output clipping |
| CML outputs with on-chip 50 Ω termination | Eliminates external termination resistors and reduces board space - enables direct interface to limiting amplifiers or clock-data recovery ICs |
| Low-noise transimpedance architecture | 10 pA/√Hz input-referred noise density - achieves high sensitivity in 10GBASE-LRM and Fibre Channel 8×/10× links with low OSNR budgets |
| RSSI with scalable gain | 1 A/A typical current gain - allows precise optical power monitoring via simple resistor selection; supports closed-loop module calibration |
| Single 3.3 V supply operation | <160 mW total power - enables high-density optical module designs with minimal thermal management overhead |
Applications
| SFP+ Optical Receiver Modules | 10GBASE-LRM Ethernet Receivers |
|---|---|
|
Use Scenario: Integration into compact SFP+ pluggable transceivers for enterprise and data center interconnects operating at 10.3125 Gbps over multimode fiber up to 220 m. IC Role / Device Role / Timing Role: Front-end TIA converting PIN photodiode current to differential CML voltage; provides AGC for varying launch power and RSSI for digital diagnostics (DDM/DOM). Use Value: Enables compliance with SFF-8472 MSA requirements through integrated RSSI and robust 8 GHz bandwidth - eliminates need for discrete gain control or external RSSI circuitry. |
Use Scenario: Optical receiver in 10GBASE-LRM switches and NICs using legacy 62.5 µm OM1 fiber with electronic dispersion compensation (EDC). IC Role / Device Role / Timing Role: High-linearity TIA with AGC compensating for modal dispersion-induced amplitude variation; feeds EDC IC with clean, stable CML signal. Use Value: 2 mAP-P linear input range and 5% THD at 100 MHz allow reliable signal recovery despite severe pulse spreading - directly supports IEEE 802.3ae LRM specification. |
| 8×/10× Fibre Channel Receivers | SONET OC-192 Line Cards |
|
Use Scenario: Front-end amplification in Fibre Channel storage area network (SAN) equipment supporting 8.5 Gbps (8×) and 10.5 Gbps (10×) data rates. IC Role / Device Role / Timing Role: Transimpedance amplifier with deterministic jitter <18 psP-P and PSNR of 25 dB - preserves signal integrity for low-BER operation in mission-critical storage links. Use Value: Low 10 pA/√Hz noise and 8 GHz bandwidth ensure adequate SNR margin for FC-PI-5 compliance - validated for operation across –25°C to 100°C die temperature. |
Use Scenario: Optical receiver in SONET OC-192 (9.953 Gbps) transport equipment deployed in central offices and metro networks. IC Role / Device Role / Timing Role: Linear TIA with RSSI used for automatic power leveling and fault detection; AGC maintains constant output swing despite aging or temperature drift of optical components. Use Value: On-die supply filtering and separate VCC_IN/VCC_OUT rails suppress power supply noise coupling - meets Telcordia GR-1312-CORE jitter and sensitivity requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transimpedance amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX3748AETE+ | Higher 10.3 Gbps max rate; 3.3 V only; no integrated RSSI; requires external photodiode biasing | Targeted at cost-sensitive SFP+ modules where RSSI is handled externally; lacks on-die FILTER resistor | Choose when RSSI is unnecessary and board space permits external bias network |
| LMH6521IRGZT | DC-coupled VGA with 2.7 GHz BW; no AGC loop or RSSI; 5 V supply; higher power (300 mW) | Suitable for lab instrumentation or custom analog front-ends - not optimized for optical receiver timing or photodiode interface | Choose only for non-optical, wideband analog gain control where die-level packaging is not required |
Compared with MAX3748AETE+ and LMH6521IRGZT, the ONET8511TY uniquely integrates photodiode bias filtering, RSSI, and AGC in a die form factor - delivering system-level simplification for TO-can optical receivers while maintaining 11.3 Gbps capability and industrial temperature range.
Availability
ONET8511TY is available at Aetrix Electronics and suitable for SFP+ optical modules, 10GBASE-LRM Ethernet receivers, and Fibre Channel 8×/10× systems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for ONET8511TY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and high-speed signal chain solutions - with leadership in optical networking, datacom, and telecom infrastructure ICs.
The ONET8511TY belongs to TI's ONET family of optical receiver ICs, designed specifically for high-bandwidth, low-noise front-end amplification in fiber-optic communication systems operating from 1 Gbps to 11.3 Gbps.
FAQ
What is the primary function of the ONET8511TY in an optical receiver?
The ONET8511TY functions as a linear transimpedance amplifier that converts photodiode current into a differential CML voltage signal. It incorporates automatic gain control (AGC) to maintain linearity across wide input dynamic range and a received signal strength indicator (RSSI) for optical power monitoring - making it a complete front-end solution for 10–11.3 Gbps optical receivers.
Does the ONET8511TY require external termination resistors on its CML outputs?
No, the ONET8511TY includes on-chip 50 Ω back-termination resistors from OUT+ and OUT– to VCC. These eliminate the need for external termination components, reducing PCB footprint and improving signal integrity - though AC coupling capacitors (e.g., 0.1 µF) are still required before interfacing with downstream logic.
How is the RSSI output of the ONET8511TY configured and used?
The RSSI pin on the ONET8511TY delivers a current output proportional to input signal amplitude. It must be connected to ground via an external resistor to convert to voltage; the RSSI gain is 1 A/A typical, and the voltage at the RSSI pad must not exceed VCC–0.65 V. If unused, the RSSI pad must be bonded to ground to ensure proper device operation.
Can the ONET8511TY operate with different supply voltages for its input and output stages?
Yes - the ONET8511TY uses two independent supply pins: VCC_IN powers only the transimpedance amplifier stage, and VCC_OUT powers the AGC amplifier and CML output buffer. Both accept 2.95 V to 3.6 V, but separation prevents noise coupling from output switching into the sensitive TIA input stage.
What packaging form is the ONET8511TY delivered in, and what are its mechanical dimensions?
The ONET8511TY is supplied as a bare die (DIESALE package) measuring 945 × 1200 µm with 18 bond pads. It is intended for hybrid assembly in TO-46 cans or custom optical subassemblies - not offered in surface-mount or leaded packages. Die thickness is 203 µm, and bond pad size is 105 × 65 µm.
ONET8511TY Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- Die
- Packaging:
- Tray
- Product Status:
- Obsolete
- Amplifier Type:
- Transimpedance
- Number of Circuits:
- 1
- Output Type:
- Differential
- Slew Rate:
- -
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 8 GHz
- Current - Input Bias:
- -
- Voltage - Input Offset:
- -
- Current - Supply:
- 46mA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 2.95 V
- Voltage - Supply Span (Max):
- 3.6 V
- Operating Temperature:
- -25°C ~ 100°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- Diesale
ONET8511TY FAQ
1.How can I place an order for ONET8511TY through Aetrix?
Please submit a Request for Quotation (RFQ) for ONET8511TY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ONET8511TY reliable?
The price and inventory of ONET8511TY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ONET8511TY is usually 5 days.
3.What payment methods are accepted for ONET8511TY?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ONET8511TY transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ONET8511TY?
ONET8511TY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ONET8511TY order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ONET8511TY?
For technical support, including ONET8511TY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ONET8511TY requirements.
6.How does Aetrix verify that ONET8511TY is sourced from the original manufacturer or authorized distributors?
All ONET8511TY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ONET8511TY meets industry standards.
7.What is the process for return or replacement of ONET8511TY?
All ONET8511TY units undergo pre-shipment inspection (PSI). If there is an issue with ONET8511TY, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ONET8511TY part is unused and in its original packaging.
Return procedure for ONET8511TY:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ONET8511TY Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

