Texas Instruments ONET8541TYS4
- Part No.:
- ONET8541TYS4
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- Die
- Datasheet:
-
ONET8541TYS4.pdf
- Description:
- IC TRANSIMPEDANCE 1 CIRC WAFER
- Quantity:
- Payment:

- Shipping:

Inventory:1,450
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ONET8541TYS4 from Texas Instruments is a 11.3 Gbps limiting transimpedance amplifier (TIA) for optical receivers, featuring 9 GHz bandwidth, 4 kΩ differential small-signal transimpedance, 0.95 µARMS input-referred noise, and integrated RSSI functionality. It operates from a single 3.3 V ±10% supply, dissipates 90 mW typical power, and targets high-speed fiber optic links including 10G Ethernet and SONET OC-192.
For engineers reviewing the ONET8541TYS4 datasheet, ONET8541TYS4 pinout, ONET8541TYS4 application, or ONET8541TYS4 equivalent, this die-form TIA requires careful attention to bond pad layout, photodiode parasitics, supply filtering, and RSSI current-sinking resistor selection to achieve –20 dBm sensitivity and low deterministic jitter at 10.3125 Gbps.
Technical Context
The ONET8541TYS4 integrates a transimpedance amplifier stage with automatic gain control (AGC), a limiting voltage amplifier, and CML output buffers with on-chip 50 Ω back-termination. Its signal path supports PIN photodiodes biased via internal 220 Ω filter resistors and delivers differential outputs compliant with SFF-8431 requirements.
It features dual RSSI outputs-RSSI_IB for internally biased receivers and RSSI_EB for externally biased configurations-with current-mode outputs requiring external resistive loads. The die includes separate VCC_IN and VCC_OUT supplies, on-chip supply filter capacitors, and operates across –40°C to +100°C case temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | Up to 11.3 Gbps - supports 10.3125 Gbps PRBS31/K28.5 patterns for 10G Ethernet, Fibre Channel, and EPON. |
| Transimpedance | 4 kΩ differential small-signal - sets gain for converting photodiode current to voltage with minimal distortion. |
| Bandwidth | 9 GHz typical - enables full-eye opening at 10+ Gbps with optimized layout and 0.2 pF photodiode capacitance. |
| Input Noise | 0.95 µARMS - determines minimum detectable signal level; enables –20 dBm sensitivity at BER 10–12. |
| Power Dissipation | 90 mW typical - achieved with single 3.3 V supply and on-chip supply filtering; reduces thermal management burden. |
| RSSI Output | Current-mode RSSI_IB/RSSI_EB - provides linear signal-strength monitoring; requires external resistor to ground (VRSSI ≤ VCC – 0.65 V). |
| Sensitivity | –20 dBm at 10.3125 Gbps - verified with 1310 nm source, PRBS31, and BER 10–12; defines receiver performance floor. |
| Supply Voltage | 2.97 V to 3.63 V - single-rail operation simplifies power delivery; VCC_IN and VCC_OUT are isolated on-die. |
Pinout & Package
ONET8541TYS4 is supplied as a bare die in WAFERSALE (YS) format, with dimensions 870 µm × 1036 µm and thickness 203 ± 13 µm. Bond pads are gold-plated, 105 µm × 65 µm, arranged in a fixed layout optimized for TO-can packaging with ground-signal-ground (GSG) photodiode integration.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pads 1,3,6,10,14,16–18,17,18) | Reference ground | All 11 GND pads are internally connected; bonding ≥4 ensures low-inductance return path for RF and supply currents. |
| OUT+ / OUT– | Differential CML data outputs | On-chip 50 Ω pull-up to VCC_OUT; require AC coupling (e.g., 0.1 µF) to downstream CDR or serializer. |
| VCC_IN | TIA stage supply | 2.97–3.63 V rail dedicated to transimpedance amplifier; isolated from VCC_OUT to suppress supply noise coupling. |
| VCC_OUT | Voltage/CML stage supply | 2.97–3.63 V rail for limiting amplifier and output buffer; decoupled by on-chip capacitor. |
| FILTER1 / FILTER2 | Photodiode bias filter nodes | Internally tied to 220 Ω resistor and capacitor; provide low-pass filtered bias for PIN diodes (corner <5 MHz). |
| IN | TIA input | Single-ended anode connection for photodiode; sensitive to parasitic capacitance (<0.2 pF target) and bond-wire inductance (<0.5 nH). |
| RSSI_IB | RSSI output (internal bias) | Current proportional to input signal amplitude when using internal PD bias; sink to GND via external resistor. |
| RSSI_EB | RSSI output (external bias) | Used with APD or externally biased PIN; mirrors signal strength independent of internal filter network. |
| NC (Pad 11) | No-connect | Must remain unconnected; no internal circuitry attached. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated RSSI with dual outputs | Enables real-time optical power monitoring for link diagnostics and AGC calibration without external components. |
| On-chip 50 Ω CML termination | Eliminates need for external termination resistors, reducing board area and improving impedance matching at 10+ Gbps. |
| Separate VCC_IN/VCC_OUT rails | Prevents noise coupling from output stages into the sensitive TIA front-end, preserving SNR and jitter performance. |
| Internal supply filter capacitor | Removes requirement for external bulk capacitance on VCC_IN/VCC_OUT, simplifying die-level packaging in TO cans. |
| AGC with DC offset cancellation | Maintains stable limiting behavior across 25 µAPP to 2.5 mAPP input overload range while rejecting photodiode dark current. |
| Optimized for 0.2 pF photodiode capacitance | Maximizes bandwidth and minimizes peaking when paired with low-capacitance PIN diodes and short bond wires. |
Applications
| 10G Ethernet Optical Receiver | SONET OC-192 Line Card |
|---|---|
|
Use Scenario: 10GBASE-LR/ER transceiver module receiving 1310 nm light over single-mode fiber. IC Role / Device Role / Timing Role: Limiting TIA converts photodiode current to clean CML data stream; RSSI monitors received power for digital diagnostics (DDM/DOM). Use Value: Achieves –20 dBm sensitivity and <14 ps deterministic jitter at 10.3125 Gbps, meeting IEEE 802.3ae specifications without external equalization. |
Use Scenario: SONET OC-192 framer interface in telecom line cards operating at 9.953 Gbps. IC Role / Device Role / Timing Role: Front-end TIA conditions analog signal prior to clock recovery; AGC maintains consistent amplitude despite fiber loss variation. Use Value: 9 GHz bandwidth and 0.95 µARMS noise enable robust BER <10–12 performance across temperature and process corners. |
| 10G EPON OLT Receiver | 8G/10G Fibre Channel HBA |
|
Use Scenario: Optical line terminal (OLT) in passive optical networks receiving burst-mode upstream traffic from multiple ONUs. IC Role / Device Role / Timing Role: High-linearity TIA handles wide dynamic range (25–2000 µAPP) with fast AGC settling; RSSI_IB enables per-ONU power leveling. Use Value: Supports 2.5 mAPP overload current and <100 kHz low-frequency bandwidth for accurate burst detection and power control. |
Use Scenario: Host bus adapter (HBA) for enterprise storage systems using 8G/10G Fibre Channel interfaces. IC Role / Device Role / Timing Role: Low-jitter TIA feeds CDR in FC transceiver; CML outputs interface directly to limiting amplifier or retimer IC. Use Value: On-chip 50 Ω termination and matched differential outputs reduce interconnect loss and improve eye margin at 8.5 Gbps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar limiting transimpedance amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX3964A | Lower 7.5 GHz bandwidth; 2.5 kΩ transimpedance; no integrated RSSI; requires external termination. | Targeted at cost-sensitive 10G Ethernet designs where –22 dBm sensitivity is acceptable and RSSI is not required. | Choose MAX3964A only if system-level RSSI monitoring is handled externally and bandwidth margin >1.5 GHz is not needed. |
| LMH6525 | 10.7 Gbps max rate; 3.5 kΩ transimpedance; higher 1.2 µARMS input noise; no on-chip supply filtering. | Suitable for test equipment and non-telecom 10G links where power dissipation <100 mW is secondary to flexibility. | Select LMH6525 when external supply decoupling is preferred and RSSI functionality can be implemented separately. |
Compared with ONET8541TYS4, MAX3964A trades RSSI and bandwidth for lower cost and simpler biasing, while LMH6525 offers higher data-rate headroom but sacrifices noise performance and integration density-making ONET8541TYS4 optimal for space-constrained, RSSI-dependent telecom modules.
Availability
ONET8541TYS4 is available at Aetrix Electronics and suitable for 10G Ethernet optical modules, SONET OC-192 line cards, 10G EPON OLTs, and Fibre Channel HBAs requiring stable component supply, wafer-level sourcing, and long-lifecycle support.
Supply support for ONET8541TYS4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-speed interface solutions, with decades of expertise in optical networking ICs.
The ONET8541TYS4 belongs to TI's ONET family of high-speed optical receiver ICs, designed specifically for compact, low-power, high-sensitivity fiber-optic links in telecom, datacom, and enterprise infrastructure.
FAQ
What is the primary function of the ONET8541TYS4 in an optical receiver?
The ONET8541TYS4 serves as a limiting transimpedance amplifier that converts weak photodiode current signals into robust CML-compatible differential voltage outputs. It performs automatic gain control, DC offset cancellation, and RSSI generation-all within a single die. Its design enables ONET8541TYS4 to deliver –20 dBm sensitivity and sub-14 ps deterministic jitter at 10.3125 Gbps in compact TO-can packages.
Does the ONET8541TYS4 require external termination resistors on its CML outputs?
No, the ONET8541TYS4 integrates 50 Ω on-chip pull-up resistors to VCC_OUT on both OUT+ and OUT– pins, eliminating the need for external termination. However, AC coupling capacitors (e.g., 0.1 µF) are mandatory between ONET8541TYS4 outputs and the next-stage receiver to block DC offset and ensure proper common-mode voltage alignment.
How does the RSSI functionality work on the ONET8541TYS4, and what are the differences between RSSI_IB and RSSI_EB?
ONET8541TYS4 provides two RSSI outputs: RSSI_IB mirrors input signal strength when the photodiode is biased via internal FILTER pins, while RSSI_EB does so under external bias conditions (e.g., APD drivers). Both are current-mode outputs requiring external resistors to ground; voltage at either pad must stay ≤ VCC – 0.65 V. RSSI_IB is calibrated for internal bias accuracy; RSSI_EB offers flexibility but lower inherent precision.
What package form is the ONET8541TYS4 delivered in, and how is it intended to be assembled?
ONET8541TYS4 is shipped as a bare die in WAFERSALE (YS) format-i.e., as a single die on a wafer fragment-not as packaged units. It is designed for flip-chip or wire-bond assembly into hermetic TO-46 or TO-56 cans with ground-signal-ground photodiode layouts. TI provides detailed bond pad coordinates and TO-can layout examples to guide mechanical integration and parasitic control.
What are the critical layout considerations for achieving specified performance with the ONET8541TYS4?
Key layout rules for ONET8541TYS4 include: minimizing IN-pad capacitance (<0.2 pF) via low-CPD photodiodes and short bond wires (<0.5 nH); using symmetrical, impedance-controlled traces for OUT+/OUT–; connecting ≥4 GND pads with low-inductance bonds; and placing external RSSI load resistors close to RSSI_IB/RSSI_EB pads. Failure to control these parasitics degrades bandwidth, increases jitter, and reduces sensitivity below –20 dBm.
ONET8541TYS4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- Die
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Transimpedance
- Number of Circuits:
- 1
- Output Type:
- Differential
- Slew Rate:
- -
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 9 GHz
- Current - Input Bias:
- -
- Voltage - Input Offset:
- -
- Current - Supply:
- 27mA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 2.97 V
- Voltage - Supply Span (Max):
- 3.63 V
- Operating Temperature:
- -40°C ~ 100°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- Wafer
ONET8541TYS4 FAQ
1.How can I place an order for ONET8541TYS4 through Aetrix?
Please submit a Request for Quotation (RFQ) for ONET8541TYS4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ONET8541TYS4 reliable?
The price and inventory of ONET8541TYS4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ONET8541TYS4 is usually 5 days.
3.What payment methods are accepted for ONET8541TYS4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ONET8541TYS4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ONET8541TYS4?
ONET8541TYS4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ONET8541TYS4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ONET8541TYS4?
For technical support, including ONET8541TYS4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ONET8541TYS4 requirements.
6.How does Aetrix verify that ONET8541TYS4 is sourced from the original manufacturer or authorized distributors?
All ONET8541TYS4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ONET8541TYS4 meets industry standards.
7.What is the process for return or replacement of ONET8541TYS4?
All ONET8541TYS4 units undergo pre-shipment inspection (PSI). If there is an issue with ONET8541TYS4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ONET8541TYS4 part is unused and in its original packaging.
Return procedure for ONET8541TYS4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ONET8541TYS4 Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

