My Inquiry
My Account
Analog Devices Inc. OP113FSZ
- Part No.:
- OP113FSZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
OP113FSZ.pdf
- Description:
- IC OPAMP GP 1 CIRCUIT 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,846
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OP113FSZ from Analog Devices is a single-channel, low-noise, low-drift operational amplifier optimized for precision single-supply operation from 4 V to 36 V. It delivers 4.7 nV/√Hz voltage noise density at 1 kHz, 0.2 μV/°C max offset drift, and 3.4 MHz gain bandwidth - enabling high-resolution signal conditioning in battery-powered instrumentation, strain gage interfaces, and RTD thermometers.
For engineers reviewing the OP113FSZ datasheet, OP113FSZ pinout, OP113FSZ application, or OP113FSZ equivalent, this page provides verified technical context, validated pin functions, real-world use cases with design value, and two confirmed alternative parts with documented functional and application differences.
Technical Context
The OP113FSZ employs a patented bipolar-CMOS hybrid output stage that achieves rail-to-rail negative swing (within ~200 μV of V−) and supports input common-mode range extending to the negative rail - critical for true-zero-input amplification in 5 V systems. Its unity-gain stability and 1 V/μs slew rate support fast settling (9 μs to 0.01%) without phase reversal.
Designed for internal-calibration systems, it maintains guaranteed 100 μV max input offset voltage and <0.8 μV/°C drift over −40°C to +85°C, allowing digital correction of gain/offset while minimizing residual temperature-induced error - unlike standard op amps where drift dominates post-calibration error.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Offset Voltage | 100 μV max (F grade, 25°C); enables ≤0.1% initial error in 100 mV full-scale bridge sensors without trimming. |
| Offset Drift | 0.2 μV/°C typical; contributes only ±1.7 μV error over −40°C to +85°C ambient - less than 0.02% of 10 mV/°C RTD output. |
| Voltage Noise Density | 4.7 nV/√Hz @ 1 kHz; 4× lower than typical precision op amps, preserving SNR in sigma-delta ADC front-ends. |
| Gain Bandwidth Product | 3.4 MHz; supports stable closed-loop gain ≥10 up to 300 kHz - sufficient for anti-aliasing and sensor excitation filtering. |
| Output Swing (5 V) | 0 V to 3.9 V @ 600 Ω load; delivers >78% supply utilization for maximum dynamic range in low-voltage systems. |
| Common-Mode Rejection | 93 dB min (0–4 V range, 25°C); rejects power rail ripple and shared ground noise in unregulated battery supplies. |
| Supply Range | 4 V to 36 V single supply or ±18 V dual supply; operates directly from 5 V USB or 12 V industrial rails without LDOs. |
Pinout & Package
OP113FSZ is housed in an 8-lead narrow-body SOIC_N package (SO-8), RoHS-compliant, with thermal resistance θJA = 158°C/W.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Null Offset Adjust (–) | Connects to wiper of 10 kΩ potentiometer for external offset trim; allows ±2 mV adjustment range. |
| 2 | Inverting Input (–IN A) | Differential input node; accepts signals down to V− (ground in single-supply mode). |
| 3 | Non-Inverting Input (+IN A) | Differential input node; common-mode range extends to V− and within 1 V of V+. |
| 4 | Negative Supply (V−) | Reference for output swing and input common-mode; output swings to within ~200 μV of this pin. |
| 5 | Null Offset Adjust (+) | Connects to one end of 10 kΩ potentiometer; completes industry-standard offset null circuit. |
| 6 | Output (OUT A) | Capable of sourcing/sinking ±30 mA; drives 600 Ω loads while maintaining rail-to-rail swing. |
| 7 | Positive Supply (V+) | Accepts 4–36 V single supply or +18 V in dual-supply configuration; PSRR = 103 dB typical. |
| 8 | No Connect (NC) | Internally unused; must be left floating or tied to ground per layout best practice. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail negative output swing | Swings within ~200 μV of V−, enabling true zero-input amplification in 5 V systems without level-shifting. |
| No phase reversal | Remains stable even if inputs exceed common-mode range - eliminates latch-up risk in transient-prone sensor nodes. |
| Low 0.1 Hz–10 Hz noise | 120 nV p-p; critical for DC-coupled thermocouple and RTD amplifiers where low-frequency drift dominates error. |
| Guaranteed drift spec | 0.2 μV/°C typical, ≤0.8 μV/°C max over full temp range - enables long-term calibration validity in industrial loggers. |
| Single-supply optimized input range | 0 V to 4 V on 5 V supply (V− = 0 V, V+ = 5 V); exceeds competitive parts by ≥0.5 V, maximizing usable signal headroom. |
Applications
| Digital Scale Load-Cell Interface | Strain Gage Amplifier (5 V System) |
|---|---|
Use Scenario: Amplifying mV-level differential output from a 350 Ω Wheatstone bridge in portable weighing equipment powered by a 5 V Li-ion battery. IC Role / Device Role / Timing Role: Primary signal-conditioning amplifier with integrated bridge excitation reference buffering and gain setting. Use Value: 4.7 nV/√Hz noise preserves resolution to ≤0.01% FS; rail-to-rail output swing maximizes ADC utilization without external biasing. |
Use Scenario: Signal amplification for bonded foil strain gages in structural health monitoring nodes operating from 5 V USB power. IC Role / Device Role / Timing Role: Single-supply instrumentation amplifier front-end with zero-input capability and low drift. Use Value: 0.2 μV/°C drift ensures <±0.05% FS error over operating temperature; no phase reversal prevents output lockup during mechanical shock transients. |
| RTD Thermometer (−150°C to +500°C) | Thermocouple Cold-Junction Compensator |
Use Scenario: Linearized platinum RTD (PT100) measurement in industrial process control with ±0.5°C accuracy requirement across wide temperature span. IC Role / Device Role / Timing Role: Precision transducer amplifier with servo-based linearization feedback path and stable excitation. Use Value: Guaranteed 100 μV offset and 0.2 μV/°C drift enable factory calibration validity for >12 months; low 1/f noise avoids integration errors in slow-sampling PLCs. |
Use Scenario: K-type thermocouple interface in HVAC controllers using single 12 V supply and silicon diode cold-junction compensation. IC Role / Device Role / Timing Role: Low-noise, high-PSRR amplifier for microvolt-level thermocouple signals with embedded CJC error correction. Use Value: 4.7 nV/√Hz noise enables 0.02°C resolution; 103 dB PSRR rejects 12 V rail ripple that would otherwise alias into temperature readings. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar precision operational amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD8628ARZ | Zero-drift auto-zero architecture; 0.005 μV/°C drift vs. OP113FSZ's 0.2 μV/°C; higher 1/f noise (0.1 Hz–10 Hz = 1.5 μV p-p). | Better for ultra-stable DC offsets but less suitable for AC-coupled audio or fast-slewing sensor signals due to auto-zero switching artifacts. | Select AD8628ARZ when long-term DC stability dominates; choose OP113FSZ when broadband noise, slew rate (>1 V/μs), and absence of switching artifacts are required. |
| OPA333AIDBVR | Chopper-stabilized; 0.1 μV/°C max drift; lower quiescent current (17 μA vs. 2.7 mA); bandwidth limited to 350 kHz. | Optimized for ultra-low-power battery lifetime (e.g., wireless sensor nodes), not for high-speed or high-output-drive applications. | Choose OPA333AIDBVR for sub-100 μA systems with relaxed speed requirements; OP113FSZ remains preferred for 3.4 MHz BW, 30 mA drive, and analog-front-end fidelity. |
Compared with AD8628ARZ and OPA333AIDBVR, OP113FSZ offers superior dynamic performance (3.4 MHz GBW, 1 V/μs slew) and robust output drive (±30 mA), making it uniquely suited for precision analog front-ends requiring both low drift and wideband fidelity - without chopper-related noise or bandwidth trade-offs.
Availability
OP113FSZ is available at Aetrix Electronics and suitable for digital scale instrumentation, strain gage signal chains, RTD thermometry, thermocouple interfaces, and low-noise DAC/ADC buffering requiring stable component supply and long-lifecycle support.
Supply support for OP113FSZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.
The OPx13 family - including OP113FSZ - was engineered specifically for single-supply precision instrumentation where low noise, low drift, and rail-to-rail output swing are mandatory, targeting applications like load cells, RTDs, and thermocouples in extended industrial environments.
FAQ
What is the maximum supply voltage for OP113FSZ?
The OP113FSZ supports a supply voltage range of ±18 V dual supply or 4 V to 36 V single supply. Absolute maximum ratings specify ±18 V on V+ and V− pins; exceeding this risks permanent damage. For 5 V single-supply operation, V− is connected to ground and V+ to 5 V, with output swing from 0 V to 3.9 V under 600 Ω load - fully validated in the datasheet's Table 2.
Does OP113FSZ require external offset nulling in most applications?
No - the OP113FSZ has a guaranteed maximum input offset voltage of 100 μV (F grade, 25°C), which is sufficiently low for most precision sensor interfaces without trimming. The pin 1/pin 5 null adjust feature exists for edge cases requiring <50 μV residual offset, but introduces additional drift (≈3.3 μV/°C per mV of induced offset) and is rarely needed in production designs using OP113FSZ.
Can OP113FSZ drive a 600 Ω load while maintaining rail-to-rail output swing?
Yes - the OP113FSZ is fully specified driving 600 Ω loads: at 5 V supply, it delivers 0 V to 3.9 V output swing (−40°C to +85°C), and at ±15 V, it achieves ±13.9 V swing. Its output stage sources/sinks ±30 mA continuously, supporting direct connection to legacy test equipment and data acquisition inputs without buffer amplifiers.
How does OP113FSZ prevent phase reversal during input overvoltage?
The OP113FSZ integrates internal phase reversal protection that maintains correct polarity as long as both inputs remain within the supply rails (V− to V+). If either input drops below V− (e.g., due to ESD or inductive kickback), a series current-limiting resistor (≤10 kΩ) should be added to restrict input current to <2 mA - a design requirement explicitly stated in the "Phase Reversal" section of the OP113FSZ datasheet Rev. F.
Is OP113FSZ suitable for audio applications such as microphone preamplification?
Yes - the OP113FSZ delivers 0.001% THD + noise at 1 kHz with 3 Vrms input, 4.7 nV/√Hz broadband noise, and 105 dB channel separation (in dual-amplifier variants), making it appropriate for low-noise microphone preamps and DAC output buffering in multimedia systems. Its 3.4 MHz bandwidth and unity-gain stability support high-fidelity signal paths without compensation networks.
OP113FSZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 1.2V/µs
- Gain Bandwidth Product:
- 3.4 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 240 nA
- Voltage - Input Offset:
- 150 µV
- Current - Supply:
- 3mA
- Current - Output / Channel:
- 40 mA
- Voltage - Supply Span (Min):
- 4 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
OP113FSZ FAQ
1.How can I place an order for OP113FSZ through Aetrix?
Please submit a Request for Quotation (RFQ) for OP113FSZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OP113FSZ reliable?
The price and inventory of OP113FSZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OP113FSZ is usually 5 days.
3.What payment methods are accepted for OP113FSZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OP113FSZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OP113FSZ?
OP113FSZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OP113FSZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OP113FSZ?
For technical support, including OP113FSZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OP113FSZ requirements.
6.How does Aetrix verify that OP113FSZ is sourced from the original manufacturer or authorized distributors?
All OP113FSZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OP113FSZ meets industry standards.
7.What is the process for return or replacement of OP113FSZ?
All OP113FSZ units undergo pre-shipment inspection (PSI). If there is an issue with OP113FSZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OP113FSZ part is unused and in its original packaging.
Return procedure for OP113FSZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OP113FSZ Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
