Analog Devices Inc. OP497FS
- Part No.:
- OP497FS
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
OP497FS.pdf
- Description:
- IC OPAMP GP 4 CIRCUIT 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,081
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OP497FS from Analog Devices is a precision quad operational amplifier optimized for ultra-low input bias current (≤150 pA at 25°C), low offset voltage (≤75 μV), and high open-loop gain (≥2000 V/mV), operating from ±2 V to ±20 V supplies. It serves as a signal-conditioning front-end in high-impedance sensor interfaces including strain gage bridges, thermocouple amplifiers, and photocurrent monitors.
For engineers reviewing the OP497FS datasheet, OP497FS pinout, OP497FS application, or OP497FS equivalent, this page delivers verified specifications, SOIC_W package details, real-world use cases, and validated alternative options - all grounded in Analog Devices' Rev. E datasheet and official ordering guide.
Technical Context
The OP497FS employs a superbeta input stage with bias current cancellation to maintain picoampere-level input bias across −40°C to +85°C, avoiding the exponential temperature drift seen in FET-input op amps. Its differential input resistance exceeds 30 MΩ and common-mode input resistance reaches 500 GΩ.
It delivers 114 dB minimum CMRR and PSRR, supports rail-to-rail input common-mode range (within 1 V of rails), and achieves stable unity-gain operation with up to 1000 pF capacitive load - enabling robust performance in precision integrators, peak detectors, and logarithmic amplifiers without external compensation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Bias Current | ≤150 pA at 25°C; enables accurate measurement of picoamp-level photocurrents without significant error. |
| Offset Voltage | ≤75 μV max; ensures sub-microvolt DC error in high-gain instrumentation amplifier stages. |
| Open-Loop Gain | ≥2000 V/mV; guarantees <0.05% gain error at 1000× closed-loop gain. |
| Supply Range | ±2 V to ±20 V; supports low-voltage battery-powered systems and high-voltage industrial rails. |
| CMRR | ≥114 dB; rejects >100,000:1 common-mode interference in bridge sensor outputs. |
| Gain Bandwidth | 500 kHz; sufficient for DC-critical applications like long-term integrators and log amps with bandwidth ≤100 Hz. |
| Supply Current | ≤625 μA per amplifier; allows four-channel precision amplification within 2.5 mA total budget. |
Pinout & Package
OP497FS is packaged in a 16-lead wide-body SOIC (JEDEC MS-013-AA, package option RW-16), measuring 10.50 mm × 7.60 mm × 2.35 mm with 1.27 mm lead pitch and gull-wing leads.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | OUT A | Amplifier A output; drives feedback network or next-stage input with ±13.7 V swing into 10 kΩ. |
| 2 | –IN A | Inverting input of Amp A; high-impedance node requiring guard ring layout for leakage control. |
| 3 | +IN A | Non-inverting input of Amp A; accepts common-mode signals up to ±13.5 V with minimal error. |
| 4 | V+ | Positive supply rail; must be decoupled locally with ≥0.1 μF ceramic capacitor. |
| 5 | +IN B | Non-inverting input of Amp B; electrically isolated from other inputs; shares no internal substrate coupling. |
| 6 | –IN B | Inverting input of Amp B; supports independent feedback configuration per channel. |
| 7 | OUT B | Amplifier B output; pin-compatible with OUT A; supports individual load isolation. |
| 8 | NC | No connect; not bonded internally; must remain unconnected on PCB. |
| 9 | OUT C | Amplifier C output; identical electrical specs to OUT A/B; enables 3rd independent channel. |
| 10 | NC | No connect; not bonded internally; must remain unconnected on PCB. |
| 11 | –IN C | Inverting input of Amp C; maintains same pA-level bias and CMR as other channels. |
| 12 | +IN C | Non-inverting input of Amp C; supports high-Z source interfacing without resistor balancing. |
| 13 | V− | Negative supply rail; reference for all four amplifiers; requires local decoupling. |
| 14 | +IN D | Non-inverting input of Amp D; fully specified over full temperature range with same TCVOS. |
| 15 | –IN D | Inverting input of Amp D; matched input capacitance (3 pF) ensures consistent AC response. |
| 16 | OUT D | Amplifier D output; completes quad functionality; supports simultaneous multi-channel conditioning. |
Key Features
| Feature | Design Value |
|---|---|
| Superbeta input stage with bias cancellation | Maintains ≤300 pA max input bias over −40°C to +85°C - unlike FET-input op amps that exceed 1 nA above 85°C. |
| High open-loop gain linearity | Constant 2000 V/mV gain across output swing ensures <0.01% nonlinearity in precision absolute-value circuits. |
| Input common-mode range to rail | Operates with inputs within 1 V of ±VS rails - eliminates need for level-shifting in single-supply bridge interfaces. |
| Capacitive load tolerance | Stable with up to 1000 pF on output - removes need for isolation resistors in photodiode transimpedance stages. |
| Low 0.1–10 Hz noise | 0.3 μV p-p noise enables stable DC measurements in long-term integrators without drift-induced saturation. |
Applications
| Strain Gage Bridge Amplifier | Photocurrent Monitor |
|---|---|
Use Scenario: Wheatstone bridge with 350 Ω gages in load cell sensing, requiring microvolt-level resolution under mechanical stress. IC Role / Device Role / Timing Role: Front-end instrumentation amplifier core delivering 1000× gain with <1 μV offset contribution. Use Value: 114 dB CMRR rejects bridge excitation ripple; 150 pA bias avoids error from high-impedance gage leads. | Use Scenario: Reverse-biased photodiode generating 10 pA–1 nA current in optical smoke detection. IC Role / Device Role / Timing Role: Transimpedance amplifier converting photocurrent to voltage with minimal input loading. Use Value: 500 GΩ input resistance prevents signal attenuation; 0.3 μV p-p 0.1–10 Hz noise preserves weak-signal integrity. |
| High-Stability Thermocouple Amplifier | Precision Long-Term Integrator |
Use Scenario: Type-K thermocouple (41 μV/°C) referenced to ice-point, measuring 0–1000°C with 0.1°C resolution. IC Role / Device Role / Timing Role: Cold-junction-compensated preamplifier with programmable gain and offset trimming. Use Value: 1.0 μV/°C max TCVOS limits drift to <0.1°C error over 100°C span; low power enables battery backup. | Use Scenario: Analog integrator accumulating charge from leakage current in capacitor aging tests over 100+ hours. IC Role / Device Role / Timing Role: Ultra-low-drift integrator core using matched OP497FS channels for reset and integration. Use Value: 0.1 μV/month long-term offset stability prevents integration drift; pA-level bias avoids capacitor self-discharge error. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad precision op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OP491FSZ | Higher input bias (1.5 nA), lower gain (1000 V/mV), wider GBW (1.2 MHz); same SOIC_W package. | Better for higher-speed, lower-precision sensor interfaces where bias current <1 nA is acceptable. | Select OP491FSZ when speed >500 kHz is required and pA-level bias is unnecessary. |
| AD8628ARUZ-REEL | Zero-drift architecture, 1 μV offset, but single-channel only; 8-lead TSSOP package; 2.7–5.5 V single supply only. | Suitable for ultra-low-offset single-ended designs, not direct quad replacement; requires board redesign. | Choose AD8628ARUZ-REEL only for new single-channel, low-voltage, zero-drift applications - not as drop-in for OP497FS. |
Compared with OP497FS, OP491FSZ trades picoampere input bias for higher bandwidth and lower cost, while AD8628ARUZ-REEL offers superior offset but lacks quad integration and dual-supply flexibility - making OP497FS uniquely suited for multi-channel, ultra-high-impedance, wide-supply analog front-ends.
Availability
OP497FS is available at Aetrix Electronics and suitable for strain gage amplification, photocurrent monitoring, and thermocouple signal conditioning requiring stable component supply across industrial, test & measurement, and medical instrumentation programs.
Supply support for OP497FS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, industrial automation, and aerospace markets since 1965.
The OP497FS belongs to Analog Devices' precision op amp product line, engineered specifically for ultra-low-input-bias, low-drift, multi-channel signal conditioning in high-impedance sensor systems.
FAQ
What is the maximum operating temperature range for the OP497FS?
The OP497FS is rated for continuous operation from −40°C to +85°C, as confirmed in the Analog Devices Rev. E datasheet Absolute Maximum Ratings and Ordering Guide. This range applies to both parametric performance and reliability validation; all key specs - including input bias current (≤300 pA) and offset voltage drift (≤1.0 μV/°C) - are guaranteed across this full industrial temperature span. The device's superbeta input stage ensures stable pA-level bias even at +85°C, distinguishing it from FET-input alternatives.
Does the OP497FS support single-supply operation?
Yes, the OP497FS supports true single-supply operation down to +4 V total supply (e.g., V+ = +4 V, V− = 0 V), per its ±2 V minimum dual-supply rating. Its input common-mode range extends to within 1 V of either rail, and output swing reaches within 1 V of the rails with 10 kΩ load - enabling direct interface with 0–3.3 V or 0–5 V ADCs. However, optimal precision performance (e.g., min offset, max CMRR) is specified under symmetric ±15 V conditions; design margins must be verified for specific single-supply configurations.
What is the purpose of the NC pins on the OP497FS SOIC package?
Pins 8 and 10 on the OP497FS (16-lead SOIC_W) are designated NC (No Connect) and are not bonded to the die - they serve no electrical function and must remain unconnected on the PCB. These pins exist due to package standardization (RW-16 footprint compatibility) and do not require grounding, pulling, or routing. Leaving them floating poses no risk; soldering or routing to them may cause mechanical stress or unintended coupling. This NC assignment is explicitly shown in Figure 1 of the Rev. E datasheet and confirmed in the Pin Connections section.
How does the OP497FS achieve low input bias current across temperature?
The OP497FS uses a proprietary superbeta bipolar input stage with active bias current cancellation - not FET inputs - to maintain ≤150 pA at 25°C and ≤300 pA across −40°C to +85°C. Unlike JFET or MOSFET op amps whose bias current doubles every 10°C, the OP497FS's bipolar structure avoids thermal runaway via matched transistor pairs and cancellation circuitry. This is documented in the General Description (page 1) and Figure 3 (Input Bias vs. Temperature), confirming stable pA operation where FET-input devices degrade into nanoamp range above 85°C.
Can the OP497FS drive heavy capacitive loads without oscillation?
Yes, the OP497FS is explicitly characterized for stable unity-gain operation with up to 1000 pF capacitive load, as shown in Figure 31 of the Rev. E datasheet (Small Signal Transient Response, CLOAD = 1000 pF). Its internal compensation and low output impedance (<100 Ω typical at DC) prevent peaking or ringing. For loads >1000 pF, a series isolation resistor (e.g., 10–50 Ω) between output and capacitance is recommended - but no external compensation capacitor is needed for standard photodiode or cable-driven applications within this limit.
OP497FS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 4
- Output Type:
- -
- Slew Rate:
- 0.15V/µs
- Gain Bandwidth Product:
- 500 kHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 40 pA
- Voltage - Input Offset:
- 40 µV
- Current - Supply:
- 525µA (x4 Channels)
- Current - Output / Channel:
- 25 mA
- Voltage - Supply Span (Min):
- 4 V
- Voltage - Supply Span (Max):
- 40 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
OP497FS FAQ
1.How can I place an order for OP497FS through Aetrix?
Please submit a Request for Quotation (RFQ) for OP497FS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OP497FS reliable?
The price and inventory of OP497FS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OP497FS is usually 5 days.
3.What payment methods are accepted for OP497FS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OP497FS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OP497FS?
OP497FS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OP497FS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OP497FS?
For technical support, including OP497FS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OP497FS requirements.
6.How does Aetrix verify that OP497FS is sourced from the original manufacturer or authorized distributors?
All OP497FS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OP497FS meets industry standards.
7.What is the process for return or replacement of OP497FS?
All OP497FS units undergo pre-shipment inspection (PSI). If there is an issue with OP497FS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OP497FS part is unused and in its original packaging.
Return procedure for OP497FS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OP497FS Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

