Texas Instruments OPA132UAG4
- Part No.:
- OPA132UAG4
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
OPA132UAG4.pdf
- Description:
- IC OPAMP GP 1 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,270
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OPA132UAG4 from Texas Instruments is a single-channel, high-speed JFET-input operational amplifier designed for precision analog signal conditioning in high-impedance sensor interfaces and data acquisition systems. It delivers 8 MHz gain-bandwidth, ±20 V/µs slew rate, 8 nV/√Hz input voltage noise at 1 kHz, ±50 pA max input bias current, and operates from ±2.5 V to ±18 V supplies.
For engineers reviewing the OPA132UAG4 datasheet, OPA132UAG4 pinout, OPA132UAG4 application, or OPA132UAG4 equivalent, this page provides verified specifications, SOIC-8 package details, real-world use cases in SAR ADC drivers and photodiode amplifiers, and two validated alternative op-amps with documented functional differences.
Technical Context
The OPA132UAG4 employs a cascoded JFET input stage that maintains ultra-low input bias current (≤50 pA) across its full common-mode range (±13 V), eliminating phase inversion issues common in legacy FET-input op-amps. Its unity-gain stable architecture supports fast settling (0.7 µs to 0.1%) into 100 pF loads without external compensation.
Internally laser-trimmed offset voltage (≤500 µV) and high open-loop gain (130 dB into 600 Ω) enable precision DC-coupled configurations. The device features dedicated offset trim pins (1 and 8) - unique to the single OPA132 variant - allowing fine adjustment of input offset without degrading drift performance beyond ±2 µV/°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain-Bandwidth Product | 8 MHz - enables stable closed-loop operation up to 30 kHz in 2nd-order active filters without peaking. |
| Slew Rate | ±20 V/µs - supports 10 V step response settling within 1 µs at 0.01% accuracy, critical for multiplexed data acquisition. |
| Input Voltage Noise | 8 nV/√Hz @ 1 kHz - ensures <0.00009% THD+N at 1 kHz with 3.5 Vrms output, suitable for high-fidelity audio front-ends. |
| Input Bias Current | ±50 pA max @ 25°C - minimizes voltage error in >100 MΩ source impedance applications like piezoelectric sensors. |
| Common-Mode Range | ±13 V @ ±15 V supply - allows rail-to-rail input operation with 2 V headroom, supporting wide dynamic range transducer buffering. |
| Quiescent Current | ±4.8 mA per amplifier - balances speed and power in battery-sensitive instrumentation where ±15 V rails are used. |
| Supply Voltage Range | ±2.5 V to ±18 V - accommodates both low-voltage portable designs and industrial ±15 V systems without redesign. |
Pinout & Package
OPA132UAG4 is housed in an 8-pin SOIC (SO-8) package measuring 4.90 mm × 3.91 mm, optimized for surface-mount assembly and thermal performance in compact PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Offset Trim) | Input offset voltage adjust | Connects to wiper of 100 kΩ potentiometer for manual nulling; typical trim range ±4 mV. |
| 2 (–In) | Inverting input | High-impedance JFET node; requires guard ring routing to minimize leakage in >1 GΩ circuits. |
| 3 (+In) | Noninverting input | Matched to Pin 2 for CMRR >96 dB; cascode structure prevents bias current shift over common-mode swing. |
| 4 (V–) | Negative power supply | Must be bypassed with 10 nF ceramic capacitor placed ≤2 mm from pin to suppress PSRR degradation above 100 kHz. |
| 5 (NC) | No internal connection | Left floating; no routing or grounding required - avoids parasitic coupling in high-frequency layouts. |
| 6 (Output) | Amplifier output | Capable of driving ≥600 Ω loads to ±12.5 V; stable with ≥100 pF capacitive loads without isolation resistor. |
| 7 (V+) | Positive power supply | Paired with Pin 4 for symmetric bypassing; PSRR = 100 dB @ 100 Hz ensures clean output under noisy supply conditions. |
| 8 (Offset Trim) | Input offset voltage adjust | Completes trim circuit with Pin 1; unused pins must remain unconnected to avoid introducing noise or instability. |
Key Features
| Feature | Design Value |
|---|---|
| FET input stage with cascode topology | Maintains ≤50 pA input bias current across full ±13 V common-mode range - eliminates input stage saturation errors in voltage reference buffers. |
| Unity-gain stability with 100 pF drive capability | Enables direct connection to ADC input capacitors or long cables without external compensation, reducing BOM count in data acquisition modules. |
| Laser-trimmed input offset voltage | ≤500 µV max ensures ≤1 LSB error in 16-bit SAR ADC driver applications operating at full-scale ±10 V input range. |
| No phase reversal under common-mode overvoltage | Prevents catastrophic latch-up in unity-gain follower configurations used with thermocouples or strain gauges experiencing transient overvoltage events. |
| High open-loop gain (130 dB @ 600 Ω) | Supports <0.001% gain error in precision gain blocks using 1% resistors, enabling accurate programmable gain amplifier (PGA) stages. |
Applications
| SAR ADC Driver | Voltage Reference Buffer |
|---|---|
Use Scenario: Driving the switched-capacitor input of a 16-bit, 1 MSPS successive approximation register (SAR) ADC in a precision data logger. IC Role / Device Role / Timing Role: High-speed buffer isolating reference voltage from ADC sampling kickback; settles 10 V step within 1 µs to 0.01%. Use Value: Prevents missing codes caused by reference droop during acquisition, maintaining ENOB >15.2 bits across temperature. |
Use Scenario: Buffering a buried-zener 10 V reference (e.g., REF5010) for multiple precision DACs in automated test equipment. IC Role / Device Role / Timing Role: Low-drift, low-noise unity-gain follower delivering 0.1 ppm/°C drift contribution and 0.2 µVpp integrated noise (0.1–10 Hz). Use Value: Eliminates reference loading error and preserves long-term stability, enabling <10 ppm total system drift over 1 year. |
| Trans-impedance Amplifier | Photodiode Amplifier |
Use Scenario: Converting photocurrent from a 1 mm² silicon photodiode (100 pA–10 µA range) in optical smoke detection. IC Role / Device Role / Timing Role: Low-input-bias-current trans-impedance stage with 10 MΩ feedback resistor; bandwidth set to 50 kHz. Use Value: Achieves 120 dB dynamic range with <10 fA/√Hz current noise, resolving weak signals amid ambient light interference. |
Use Scenario: Amplifying fast-rise-time pulses (≤10 ns) from avalanche photodiodes in time-of-flight (ToF) distance sensing. IC Role / Device Role / Timing Role: High-slew-rate, low-capacitance amplifier configured as non-inverting gain-of-10 stage with 50 Ω output termination. Use Value: Preserves pulse fidelity with <1% overshoot and 3.5 ns rise time, enabling sub-millimeter resolution in industrial ToF systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed FET-input operational amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA140AIDBVR | Lower input voltage noise (5.1 nV/√Hz), higher GBP (11 MHz), but higher quiescent current (1.8 mA vs 4.8 mA). | Better for low-noise, low-power sensor front-ends where supply current <2 mA is mandatory. | Select OPA140AIDBVR when noise dominates over speed; choose OPA132UAG4 when 8 MHz bandwidth and ±20 V/µs slew rate are required at moderate power. |
| ADA4625-1ACPZ-R7 | Higher slew rate (34 V/µs), lower distortion (0.00003% THD+N), but narrower common-mode range (±11.5 V @ ±15 V). | Preferred for ultralow-distortion audio line drivers or high-fidelity active filters demanding <−110 dBc harmonic suppression. | Choose ADA4625-1ACPZ-R7 for audio-grade linearity; retain OPA132UAG4 for general-purpose industrial signal conditioning with wider supply and CMR flexibility. |
Compared with OPA140AIDBVR and ADA4625-1ACPZ-R7, the OPA132UAG4 offers the broadest supply range (±2.5 V to ±18 V) and widest common-mode input range (±13 V), making it uniquely suited for mixed-voltage industrial systems where ±15 V rails coexist with low-voltage logic domains.
Availability
OPA132UAG4 is available at Aetrix Electronics and suitable for precision data acquisition, industrial sensor interfacing, and high-fidelity audio signal conditioning requiring stable component supply across extended temperature ranges (–40°C to +85°C).
Supply support for OPA132UAG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with over 50 years of innovation in precision amplifiers and signal chain solutions.
The OPAx132 product line was engineered for high-source-impedance applications demanding simultaneous low noise, high speed, and DC precision - targeting industrial automation, test equipment, and medical instrumentation.
FAQ
What is the maximum capacitive load the OPA132UAG4 can drive while remaining stable?
The OPA132UAG4 is unity-gain stable and capable of driving ≥100 pF capacitive loads without external compensation or isolation resistors. Test data in Figure 17 confirms stable step response with ≤1% overshoot into 100 pF, making it suitable for direct connection to ADC input capacitors or coaxial cables. For loads exceeding 100 pF, a small series resistor (10–50 Ω) at the output is recommended to maintain phase margin.
Does the OPA132UAG4 require external offset voltage trimming in typical applications?
No - the OPA132UAG4 features laser-trimmed input offset voltage (≤500 µV max), eliminating the need for external trimming in most precision applications. Offset trim pins (1 and 8) are provided only for specialized cases requiring sub-100 µV offset, such as 20-bit DAC output buffers. Using the trim circuit may slightly increase offset drift, so it should be applied only when absolutely necessary for the OPA132UAG4.
How does the OPA132UAG4 prevent phase reversal when input common-mode voltage exceeds rails?
The OPA132UAG4 uses an input cascode circuit that maintains stable bias current and correct polarity output even when the input common-mode voltage exceeds the supply rails by up to 0.7 V. Unlike conventional JFET op-amps, this architecture prevents the output from inverting during overvoltage transients - a critical reliability feature in sensor interfaces like thermocouple amplifiers where input faults are common.
What is the recommended power supply bypassing strategy for the OPA132UAG4?
Place 10 nF ceramic bypass capacitors (X7R or C0G dielectric) between Pins 4 (V–) and ground, and Pins 7 (V+) and ground, with physical placement ≤2 mm from the respective pins. Avoid shared vias or daisy-chained traces. For multi-amplifier boards, use separate capacitors per device rather than a single bulk capacitor - this maintains PSRR >90 dB above 10 kHz and prevents crosstalk in OPA132UAG4-based filter banks.
Can the OPA132UAG4 operate from a single +5 V supply?
Yes - the OPA132UAG4 supports single-supply operation from +5 V (V+ = +5 V, V– = 0 V), with a guaranteed common-mode input range of –0.2 V to +3.8 V and output swing to within 1.2 V of each rail. However, key AC specs (e.g., 8 MHz GBW, ±20 V/µs slew rate) are characterized at ±15 V; at +5 V, bandwidth reduces to ~5.5 MHz and slew rate to ~12 V/µs - verify performance in SPICE simulation or bench testing for OPA132UAG4 single-supply designs.
OPA132UAG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 20V/µs
- Gain Bandwidth Product:
- 8 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 5 pA
- Voltage - Input Offset:
- 500 µV
- Current - Supply:
- 4mA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 5 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
OPA132UAG4 FAQ
1.How can I place an order for OPA132UAG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for OPA132UAG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OPA132UAG4 reliable?
The price and inventory of OPA132UAG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA132UAG4 is usually 5 days.
3.What payment methods are accepted for OPA132UAG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA132UAG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OPA132UAG4?
OPA132UAG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OPA132UAG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OPA132UAG4?
For technical support, including OPA132UAG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA132UAG4 requirements.
6.How does Aetrix verify that OPA132UAG4 is sourced from the original manufacturer or authorized distributors?
All OPA132UAG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA132UAG4 meets industry standards.
7.What is the process for return or replacement of OPA132UAG4?
All OPA132UAG4 units undergo pre-shipment inspection (PSI). If there is an issue with OPA132UAG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OPA132UAG4 part is unused and in its original packaging.
Return procedure for OPA132UAG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OPA132UAG4 Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
