Texas Instruments OPA140ATDD2
- Part No.:
- OPA140ATDD2
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- Die
- Datasheet:
-
OPA140ATDD2.pdf
- Description:
- IC OPAMP JFET 1 CIRCUIT DIE
- Quantity:
- Payment:

- Shipping:

Inventory:1,477
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OPA140ATDD2 from Texas Instruments is a high-precision, low-noise, rail-to-rail output JFET-input operational amplifier with 11-MHz gain bandwidth, ±0.1-mV max offset voltage, 0.5-µV/°C max drift, 0.1-pA typical input bias current, and 4.5-V to 36-V single-supply operation. It serves as a precision signal-conditioning front-end in battery-powered instrumentation and photodiode amplifiers.
For engineers reviewing the OPA140ATDD2 datasheet, OPA140ATDD2 pinout, OPA140ATDD2 application, or OPA140ATDD2 equivalent, key selection criteria include its JFET input stage enabling ultra-low bias current, rail-to-rail output swing for full dynamic range utilization with ADCs, low 1/f noise critical for DC-coupled sensors, and no phase reversal under overdrive conditions.
Technical Context
The OPA140ATDD2 implements a JFET-input differential pair with matched P-channel devices, delivering sub-picoampere input bias current and negligible input current drift over temperature. Its fully differential internal architecture supports stable operation with capacitive loads up to 100 pF without external compensation.
It features a unity-gain-stable design with 11-MHz gain-bandwidth product and 20-V/µs slew rate, optimized for precision DC-coupled applications requiring low distortion and minimal settling error. The input common-mode range extends to the negative rail (V−), enabling true single-supply sensor interfacing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Bandwidth | 11 MHz - supports stable closed-loop operation at unity gain with ≤1% gain error up to 10 kHz for 16-bit data acquisition systems. |
| Input Offset Voltage | ±0.1 mV max - ensures ≤0.0015% full-scale error in 16-bit (±10 V) measurement systems without calibration. |
| Offset Drift | 0.5 µV/°C max - limits thermal-induced error to <1 µV over 20°C ambient shift, critical for uncalibrated industrial controls. |
| Input Bias Current | 0.1 pA typ - enables use with high-impedance sources (e.g., 1-GΩ photodiode feedback networks) without significant current-induced offset. |
| Supply Range | 4.5 V to 36 V single supply - allows direct integration into portable 5-V or industrial 24-V systems without LDO regulation. |
| Output Swing | Rail-to-rail - delivers >99.5% of full supply range at 10-kΩ load, maximizing SNR when driving SAR ADC reference buffers. |
| 1/f Noise Corner | 0.1 Hz - preserves sub-µV resolution in DC-coupled medical instrumentation with integration times >1 s. |
Pinout & Package
Bare die in waffle pack, unpassivated silicon die with TiW/AlCu metallization (1100 nm), 15-mil thickness, floating backside, and seven bond pads defined per TI SBOS610B Table 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Inverting Input | High-impedance JFET node; requires guard ring routing to minimize leakage in PCB layout. |
| VIP | Non-Inverting Input | Matched JFET input; symmetric layout critical to maintain CMRR >120 dB at DC. |
| V− | Negative Supply | Reference for input common-mode range extending to this rail; must be low-impedance. |
| V+ | Positive Supply | Supports up to 36 V; decoupling capacitor required within 1 mm of pad for stability. |
| OUT | Amplifier Output | Rail-to-rail capable; drives ≥10-kΩ loads directly; limited drive strength above 100 kHz. |
| N/C (Pad 2) | No Connect | Unused metallization pad; must remain unconnected and unguarded to avoid parasitic coupling. |
| N/C (Pad 4) | No Connect | Unused metallization pad; electrically isolated; no trace or solder mask opening recommended. |
Key Features
| Feature | Design Value |
|---|---|
| No Phase Reversal | Prevents catastrophic output latch-up during input overdrive-enables safe use in automatic test equipment with unknown signal transients. |
| Input Range Includes V− | Allows direct connection of grounded-sensor outputs (e.g., thermocouples, RTDs) without level-shifting circuitry in single-supply systems. |
| Very Low 1/f Noise | 0.1-Hz corner frequency enables stable µV-level measurements in slow-scan electrochemical sensors without notch filtering. |
| Low Supply Current | 1.5 mA max at 36 V - permits 10+ channels on a 50-mA battery budget in portable multichannel data loggers. |
| Rail-to-Rail Output | Delivers full dynamic range to successive-approximation ADC drivers, preserving ENOB in 16-bit systems operating at 1 MSPS. |
Applications
| Battery-Powered Instruments | Photodiode Amplifiers |
|---|---|
Use Scenario: Portable pH meters and handheld gas analyzers requiring microampere-level current measurement from electrochemical cells over 8-hour battery life. IC Role / Device Role / Timing Role: Precision transimpedance amplifier with ultra-low input bias current and zero-drift offset to resolve sub-nA currents. Use Value: Enables 0.01-pH resolution using 10-GΩ feedback resistors without drift-induced calibration drift over field deployment. | Use Scenario: UV flame detection systems where photodiode output currents range from 10 pA to 10 nA under varying ambient light. IC Role / Device Role / Timing Role: Low-noise, low-bias-current TIA front-end with 0.1-Hz 1/f corner for integrating weak optical signals over 100-ms windows. Use Value: Achieves 12-bit effective resolution at 10-pA input without correlated double sampling or chopper stabilization. |
| Medical Instrumentation | Industrial Controls |
Use Scenario: Patient-worn ECG monitors capturing microvolt-level cardiac signals while rejecting motion artifacts in ambulatory settings. IC Role / Device Role / Timing Role: First-stage instrumentation amplifier driver with rail-to-rail output swing to maximize dynamic range into 24-bit delta-sigma ADCs. Use Value: Maintains >100-dB CMRR across 0.05–150 Hz band without trimming, reducing need for digital post-processing. | Use Scenario: Programmable logic controller (PLC) analog input modules measuring 4–20 mA loop signals with ±0.01% accuracy over –25°C to +70°C. IC Role / Device Role / Timing Role: Precision buffer and level shifter between isolated current-sense amplifiers and SAR ADC references. Use Value: Eliminates offset drift-induced zero-point error in field calibration cycles, extending recalibration intervals to 2 years. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar precision JFET op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA141AIDBVR | Same core architecture but in SOT-23-5 package; 1.5× higher quiescent current (2.2 mA); 0.25-µV/°C drift. | Surface-mount assembly compatible; not suitable for hybrid microcircuit or custom die bonding. | Select when board space constraints preclude bare-die mounting and moderate drift is acceptable. |
| ADA4625-1ARMZ | Faster slew rate (35 V/µs vs. 20 V/µs); lower voltage noise (2.9 nV/√Hz vs. 5.1 nV/√Hz); higher supply current (3.4 mA). | Better suited for wideband active filters (>100 kHz) but less optimal for ultra-low-power DC sensing. | Select when bandwidth and voltage noise dominate over bias current and power in the signal chain. |
Compared with OPA140ATDD2, OPA141AIDBVR trades packaging convenience for higher drift and current, while ADA4625-1ARMZ prioritizes speed and voltage noise at the expense of JFET-level input bias current and supply efficiency-making OPA140ATDD2 optimal for ultra-high-impedance, battery-constrained DC precision roles.
Availability
OPA140ATDD2 is available at Aetrix Electronics and suitable for battery-powered instruments, photodiode amplifiers, medical instrumentation, industrial controls, and precision data acquisition systems requiring stable component supply across extended production lifecycles.
Supply support for OPA140ATDD2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, designing and manufacturing analog and embedded processing chips for industrial, automotive, and personal electronics markets.
The OPA140A product line delivers high-precision JFET-input op-amps optimized for DC-critical applications including sensor signal conditioning, medical diagnostics, and portable test equipment where ultra-low bias current and near-zero drift are mandatory.
FAQ
What is the maximum operating temperature range for the OPA140ATDD2?
The OPA140ATDD2 is characterized for operation from 0°C to 0°C per TI's Package Option Addendum. This reflects its qualification as a bare-die product intended for integration into custom packages or hybrid assemblies where final thermal performance is determined by the end-system enclosure and heatsinking. Users must validate thermal derating based on actual die attach method, substrate material, and ambient airflow. The OPA140ATDD2 itself does not carry an extended temperature grade rating.
Does the OPA140ATDD2 require external compensation for unity-gain stability?
No, the OPA140ATDD2 is internally compensated for unity-gain stability and operates stably with closed-loop gains ≥1 without external components. Its 11-MHz gain-bandwidth product and 20-V/µs slew rate are specified under unity-gain conditions. However, capacitive loads exceeding 100 pF at the output may induce peaking and require a small series resistor (10–50 Ω) between the output pin and load to maintain phase margin.
How is the OPA140ATDD2 packaged and what handling precautions apply?
The OPA140ATDD2 is supplied as an unpassivated bare silicon die in a waffle pack, with TiW/AlCu metallization and a 15-mil thickness. Due to its ESD sensitivity, TI mandates handling with grounded wrist straps, ionized air workstations, and conductive foam storage. Bond pad cleaning with argon plasma or oxygen plasma is recommended prior to wire bonding to ensure adhesion integrity and prevent intermetallic voids.
Can the OPA140ATDD2 be used with dual supplies, and what are the limits?
Yes, the OPA140ATDD2 supports dual-supply operation from ±2.25 V to ±18 V. This allows symmetric rail configurations for bipolar signal processing in active filters or precision integrators. When using dual supplies, the input common-mode range extends 0.1 V beyond the negative rail and 1.5 V below the positive rail, and the output swings within 50 mV of each rail under 10-kΩ load. Ensure both supplies share a low-impedance ground reference to avoid PSRR degradation.
What is the significance of the "no phase reversal" feature in the OPA140ATDD2?
The "no phase reversal" feature means the OPA140ATDD2 maintains correct polarity at its output even when the input common-mode voltage exceeds the specified range-such as during power-up sequencing or transient overdrive. Unlike older JFET op-amps, it avoids output latch-up or inversion that could damage downstream circuitry or corrupt control loops. This behavior is guaranteed across the full supply range and makes the OPA140ATDD2 suitable for safety-critical inputs in automatic test equipment and industrial PLC analog modules.
OPA140ATDD2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- Die
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- J-FET
- Number of Circuits:
- 1
- Output Type:
- Rail-to-Rail
- Slew Rate:
- -
- Gain Bandwidth Product:
- 11 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- -
- Voltage - Input Offset:
- -
- Current - Supply:
- -
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 4.5 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- Die
OPA140ATDD2 FAQ
1.How can I place an order for OPA140ATDD2 through Aetrix?
Please submit a Request for Quotation (RFQ) for OPA140ATDD2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OPA140ATDD2 reliable?
The price and inventory of OPA140ATDD2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA140ATDD2 is usually 5 days.
3.What payment methods are accepted for OPA140ATDD2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA140ATDD2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OPA140ATDD2?
OPA140ATDD2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OPA140ATDD2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OPA140ATDD2?
For technical support, including OPA140ATDD2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA140ATDD2 requirements.
6.How does Aetrix verify that OPA140ATDD2 is sourced from the original manufacturer or authorized distributors?
All OPA140ATDD2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA140ATDD2 meets industry standards.
7.What is the process for return or replacement of OPA140ATDD2?
All OPA140ATDD2 units undergo pre-shipment inspection (PSI). If there is an issue with OPA140ATDD2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OPA140ATDD2 part is unused and in its original packaging.
Return procedure for OPA140ATDD2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OPA140ATDD2 Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

