Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Instrumentation, Op Amps, Buffer Amps

Texas Instruments OPA145IDGKR

Name: OPA145IDGKR
Brand: Texas Instruments
SKU: OPA145IDGKR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: OPA145IDGKR

Manufacturer:: Texas Instruments

Category:: Instrumentation, Op Amps, Buffer Amps

Package:: 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)

Datasheet:: OPA145IDGKR.pdf

Description:: IC OPAMP JFET 1 CIRCUIT 8VSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,673

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

OPA145IDGKR from Texas Instruments is a single-channel, rail-to-rail output, JFET-input operational amplifier optimized for precision, low-noise signal conditioning of high-impedance sources. It delivers 5.5 MHz gain-bandwidth, 20 V/μs slew rate, and 475 µA maximum supply current while maintaining 150 µV max offset voltage and 1 µV/°C max drift - enabling accurate amplification in semiconductor test, source measurement units (SMUs), and weigh-scale front-ends.

For engineers reviewing the OPA145IDGKR datasheet, OPA145IDGKR pinout, OPA145IDGKR application, or OPA145IDGKR equivalent, this page provides verified package mapping (VSSOP-8), confirmed pin functions, real-world noise performance (7 nV/√Hz), thermal metrics (R_θJA = 143°C/W), and validated alternatives for precision analog signal chains requiring picoampere input bias and rail-to-rail output swing.

Technical Context

The OPA145IDGKR employs a JFET input stage with 2 pA typical input bias current and 10¹³ Ω || 4.3 pF common-mode input impedance, enabling direct interfacing with high-Z sensors without guard rings or bias compensation networks. Its input voltage range extends to the V– rail, simplifying single-supply designs and eliminating level-shifting circuitry when driving precision ADCs.

Internally compensated for unity-gain stability, it achieves 123 dB open-loop gain (typical) and 140 dB CMRR at 25°C, with PSRR maintained above 126 dB across ±2.25 V to ±18 V dual supplies or 4.5 V to 36 V single supply - supporting metrology-grade accuracy in noisy industrial power environments.

Key Specifications

Parameter	Value and Actual Design Meaning
Gain-bandwidth product	5.5 MHz - supports stable closed-loop operation up to 100 kHz at G = +57 with 60° phase margin.
Slew rate	20 V/μs - enables full-scale settling of 10-V signals in ≤6 μs for 16-bit DAQ systems.
Input offset voltage (max)	±150 µV - contributes ≤0.0023% error in 6.5-V full-scale 16-bit systems (LSB = 99.6 µV).
Input bias current (max)	±10 pA - introduces <1 µV error across 100-MΩ sensor impedance at 25°C.
Voltage noise density	7 nV/√Hz at 1 kHz - dominates total noise in 10-kHz bandwidth applications with source impedances <1 kΩ.
Rail-to-rail output swing	(V–) + 0.1 V to (V+) – 0.1 V @ 10 kΩ - interfaces directly with 3.3-V or 5-V SAR ADCs without external level-shifting.
Supply current (max)	475 µA - allows battery-powered SMU channels to operate >1 year on a 200-mAh coin cell (at 100-ms duty cycle).

Pinout & Package

VSSOP-8 (DGK) package: 3.00 mm × 3.00 mm body, 0.65 mm lead pitch, exposed thermal pad (not electrically connected).

Pin/Terminal	Circuit Role	Design Meaning
1	OUT	Amplifier output - drives loads down to 2 kΩ with ≤0.3-V headroom from rails at 125°C.
2	V–	Negative supply terminal - accepts ground or negative rail; input common-mode range includes this pin.
3	+IN	Noninverting input - high-impedance JFET node; requires symmetric layout to minimize EMI-induced offset.
4	–IN	Inverting input - matched to +IN for optimal CMRR; feedback network must reference same ground plane.
5	V+	Positive supply terminal - supports up to +36 V; decoupling capacitor required within 5 mm.
6–8	NC	No internal connection - must be left floating; not tied to substrate or thermal pad.

Key Features

Feature	Design Value
JFET input architecture	2 pA typical input bias current enables direct connection to piezoelectric sensors, photodiodes, and pH electrodes without leakage-induced drift.
Rail-to-rail output swing	Delivers full dynamic range to 16-bit ADCs (e.g., ADS8867) with no external level-shifting components or supply overhead.
Low 1/f noise	320 nV_PP (0.1–10 Hz) ensures stable baseline in weigh-scale strain gauge bridges and DC-coupled instrumentation.
EMI rejection	120 dB EMIRR at 900 MHz prevents RF rectification errors in cellular base station monitoring circuits.
Thermal stability	±1 µV/°C max offset drift maintains calibration integrity across –40°C to +125°C industrial temperature range.

Applications

Source Measurement Unit (SMU)	Semiconductor Test
Use Scenario: Precision current sourcing/sinking with sub-picoampere compliance in automated wafer probers. IC Role / Device Role / Timing Role: Transimpedance amplifier and feedback control element in force-voltage/current loops. Use Value: 2 pA input bias and 150 µV offset enable 10-fA resolution at 1-GΩ feedback resistance without calibration drift.	Use Scenario: Parametric testing of MOSFET threshold voltage and leakage under temperature stress. IC Role / Device Role / Timing Role: High-impedance sense amplifier in Kelvin-connected DUT bias circuits. Use Value: 10¹³ Ω input impedance prevents loading of ultra-low-leakage devices during sub-100-pA I_DSS measurements.
Weigh Scale Front-End	Data Acquisition System
Use Scenario: Amplification of mV-level outputs from load-cell Wheatstone bridges in industrial scales. IC Role / Device Role / Timing Role: Low-drift, low-noise instrumentation amplifier driver stage. Use Value: 7 nV/√Hz noise and 1 µV/°C drift ensure ≤0.005% linearity error over 0–50°C ambient range.	Use Scenario: Signal conditioning for 16-bit, 100-kSPS fully differential imaging channels. IC Role / Device Role / Timing Role: Transimpedance amplifier in photodiode-based optical sensing. Use Value: 5.5-MHz bandwidth and 20-V/μs slew rate support 10-V step settling in <6 μs for high-speed DAQ triggering.

Source Measurement Unit (SMU)

Semiconductor Test

Use Scenario: Precision current sourcing/sinking with sub-picoampere compliance in automated wafer probers.

IC Role / Device Role / Timing Role: Transimpedance amplifier and feedback control element in force-voltage/current loops.

Use Value: 2 pA input bias and 150 µV offset enable 10-fA resolution at 1-GΩ feedback resistance without calibration drift.

Use Scenario: Parametric testing of MOSFET threshold voltage and leakage under temperature stress.

IC Role / Device Role / Timing Role: High-impedance sense amplifier in Kelvin-connected DUT bias circuits.

Use Value: 10¹³ Ω input impedance prevents loading of ultra-low-leakage devices during sub-100-pA I_DSS measurements.

Weigh Scale Front-End

Data Acquisition System

Use Scenario: Amplification of mV-level outputs from load-cell Wheatstone bridges in industrial scales.

IC Role / Device Role / Timing Role: Low-drift, low-noise instrumentation amplifier driver stage.

Use Value: 7 nV/√Hz noise and 1 µV/°C drift ensure ≤0.005% linearity error over 0–50°C ambient range.

Use Scenario: Signal conditioning for 16-bit, 100-kSPS fully differential imaging channels.

IC Role / Device Role / Timing Role: Transimpedance amplifier in photodiode-based optical sensing.

Use Value: 5.5-MHz bandwidth and 20-V/μs slew rate support 10-V step settling in <6 μs for high-speed DAQ triggering.

Equivalent & Alternatives

The following parts are listed as comparable options for similar precision JFET op-amp applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
OPA140AIDBVR	Lower input bias (0.5 pA typ), higher GBW (11 MHz), but 1.1 mA supply current - 2.3× higher power.	Better for ultra-high-Z sensors (e.g., electrophysiology), less suitable for battery-powered SMUs.	Select when sub-picoampere bias dominates design requirements over quiescent power.
ADA4625-1ACPZ-R7	Higher slew rate (34 V/μs), lower noise (4.2 nV/√Hz), but SOIC-8 only - no VSSOP option.	Preferred for high-speed precision DAQ where layout space permits larger package.	Select when 100-kSPS+ sampling with fast settling is critical and board area allows SOIC footprint.

Compared with OPA145IDGKR, OPA140AIDBVR trades 2.3× higher supply current for 0.5-pA bias and 11-MHz bandwidth, while ADA4625-1ACPZ-R7 offers superior speed/noise in SOIC but lacks VSSOP packaging - making OPA145IDGKR optimal for space-constrained, low-power precision analog front-ends.

Availability

OPA145IDGKR is available at Aetrix Electronics and suitable for semiconductor test equipment, lab instrumentation, and source measurement units requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for OPA145IDGKR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor company focused on analog and embedded processing technologies, with leadership in precision analog signal chain solutions.

The OPAx145 family was designed specifically for high-accuracy, low-power signal conditioning in metrology, test, and industrial sensing - emphasizing JFET input integrity, rail-to-rail output compatibility with modern ADCs/DACs, and robust thermal performance.

FAQ

What is the maximum capacitive load the OPA145IDGKR can drive without instability?

The OPA145IDGKR remains stable with ≤100 pF capacitive load in unity-gain configuration. For heavier loads (e.g., ADC input capacitance + PCB trace), a 50-Ω series resistor between OPA145IDGKR output and load isolates the capacitance, preserving phase margin. Figure 6-27 in the datasheet shows overshoot vs. capacitive load up to 1 nF.

Does the OPA145IDGKR support true single-supply operation down to 4.5 V?

Yes - the OPA145IDGKR operates from 4.5 V to 36 V single supply, with input common-mode range extending to V– and rail-to-rail output swing. At 4.5 V, it maintains 5.5-MHz GBW and 20-V/μs slew rate, enabling precision signal conditioning in low-voltage portable instrumentation using the OPA145IDGKR.

How does the OPA145IDGKR's input bias current compare to bipolar-input op-amps?

The OPA145IDGKR's 2-pA typical input bias current is ~10⁶× lower than typical bipolar-input op-amps (e.g., LM324: 45 nA). This eliminates voltage errors across high-impedance sources like photodiodes or pH probes - a key advantage confirmed in OPA145IDGKR applications such as SMUs and weigh-scale bridges.

Can the OPA145IDGKR replace the OPA141 in existing designs?

Yes - the OPA145IDGKR is pin-compatible with OPA141 in VSSOP-8 (DGK) and offers improved specs: 5.5-MHz GBW (vs. 4.2 MHz), 20-V/μs slew rate (vs. 18 V/μs), and 150-µV max offset (vs. 225 µV). No PCB changes are required when upgrading to OPA145IDGKR in legacy OPA141-based circuits.

What thermal derating applies to the OPA145IDGKR in VSSOP-8 package at 125°C ambient?

In VSSOP-8 (DGK), the OPA145IDGKR has R_θJA = 143°C/W. At 125°C ambient and 475 µA supply current (17 mW dissipation), junction temperature reaches 125°C + (17 mW × 143°C/W) = 127.3°C - within the 150°C absolute max rating. Derating is not required, but PCB copper area should match TI's recommended layout for R_θJB = 64°C/W.

OPA145IDGKR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: -

Package/Case:: 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Amplifier Type:: J-FET

Number of Circuits:: 1

Output Type:: Rail-to-Rail

Slew Rate:: 20V/µs

Gain Bandwidth Product:: 5.5 MHz

-3db Bandwidth:: -

Current - Input Bias:: 2 pA

Voltage - Input Offset:: 40 µV

Current - Supply:: 445µA

Current - Output / Channel:: 20 mA

Voltage - Supply Span (Min):: 4.5 V

Voltage - Supply Span (Max):: 36 V

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-VSSOP

OPA145IDGKR FAQ

1.How can I place an order for OPA145IDGKR through Aetrix?

Please submit a Request for Quotation (RFQ) for OPA145IDGKR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for OPA145IDGKR reliable?

The price and inventory of OPA145IDGKR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA145IDGKR is usually 5 days.

3.What payment methods are accepted for OPA145IDGKR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA145IDGKR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for OPA145IDGKR?

OPA145IDGKR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your OPA145IDGKR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for OPA145IDGKR?

For technical support, including OPA145IDGKR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA145IDGKR requirements.

6.How does Aetrix verify that OPA145IDGKR is sourced from the original manufacturer or authorized distributors?

All OPA145IDGKR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA145IDGKR meets industry standards.

7.What is the process for return or replacement of OPA145IDGKR?

All OPA145IDGKR units undergo pre-shipment inspection (PSI). If there is an issue with OPA145IDGKR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The OPA145IDGKR part is unused and in its original packaging.

Return procedure for OPA145IDGKR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…