Texas Instruments OPA2131UA/2K5E4
- Part No.:
- OPA2131UA/2K5E4
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
OPA2131UA/2K5E4.pdf
- Description:
- IC OPAMP JFET 2 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,889
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OPA2131UA/2K5E4 from Texas Instruments is a dual-channel, FET-input operational amplifier in an 8-pin SOIC package, delivering 4MHz gain-bandwidth, 10V/μs slew rate, and ≤750μV input offset voltage at ±15V supply. It operates from ±4.5V to ±18V, supports rail-to-rail output swing within 2.5V of rails, and is optimized for precision signal conditioning in electrocardiogram (ECG) front-ends and data acquisition systems.
For engineers reviewing the OPA2131UA/2K5E4 datasheet, OPA2131UA/2K5E4 pinout, OPA2131UA/2K5E4 application, or OPA2131UA/2K5E4 equivalent, key selection criteria include its 50pA max input bias current, unity-gain stability, excellent capacitive load drive (up to 300pF), and guaranteed performance over –40°C to +85°C ambient temperature.
Technical Context
The OPA2131UA/2K5E4 implements a fully differential, laser-trimmed FET-input architecture with independent channel circuitry-no crosstalk between amplifiers. Its input stage uses JFET transistors to achieve ultra-low input bias current (≤50pA), while internal compensation ensures unity-gain stability without external components.
It features robust common-mode rejection (≥70dB), power-supply rejection (≥50μV/V), and open-loop gain ≥94dB. The device avoids phase reversal under common-mode overvoltage-a known failure mode in legacy FET op amps-making it suitable for voltage-follower and high-impedance sensor interfaces.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Bandwidth Product | 4 MHz - Enables stable closed-loop operation up to 400 kHz at G = 10 without peaking. |
| Slew Rate | 10 V/μs - Supports fast transient response in active filters and pulse amplification stages. |
| Input Offset Voltage | ±0.75 mV max - Reduces DC error in precision instrumentation without trimming. |
| Input Bias Current | ±50 pA max - Minimizes voltage drop across high-impedance sources (e.g., pH electrodes, piezoelectric sensors). |
| Supply Voltage Range | ±4.5 V to ±18 V - Compatible with industrial ±5V, ±12V, and ±15V power rails. |
| Output Voltage Swing | (V–)+2.5 V to (V+)-2.5 V @ 2kΩ - Delivers >5Vpp linear output into standard loads without clipping. |
| Quiescent Current | ±1.75 mA per amplifier - Balances low power consumption with dynamic performance for battery-aware designs. |
Pinout & Package
OPA2131UA/2K5E4 is housed in an industry-standard 8-pin SOIC (D) package, surface-mount compatible, with 1.27 mm pitch and JEDEC MS-012AC dimensions (4.9 mm × 3.91 mm). Thermal resistance RθJA is 150°C/W, supporting operation up to +85°C ambient without forced cooling.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUT A (Pin 1) | Output | Amplified signal from Channel A; capable of sourcing/sinking ±20 mA. |
| –IN A (Pin 2) | Input | Inverting input for Channel A; high-impedance FET node (Zin = 1012 Ω || 4.3 pF). |
| +IN A (Pin 3) | Input | Noninverting input for Channel A; matched to –IN A for CMRR ≥70 dB. |
| V– (Pin 4) | Power | Negative supply rail; must be decoupled with ≥10 nF ceramic capacitor near pin. |
| +IN B (Pin 5) | Input | Noninverting input for Channel B; electrically isolated from Channel A. |
| –IN B (Pin 6) | Input | Inverting input for Channel B; no crosstalk with Channel A inputs or outputs. |
| OUT B (Pin 7) | Output | Amplified signal from Channel B; independently buffered and short-circuit protected. |
| V+ (Pin 8) | Power | Positive supply rail; requires local 10 nF ceramic bypass to minimize PSRR degradation. |
Key Features
| Feature | Design Value |
|---|---|
| No phase reversal on common-mode overvoltage | Prevents catastrophic output inversion in voltage-follower configurations when input exceeds (V–)+3 V or (V+)-3.5 V. |
| Laser-trimmed input offset | Eliminates need for external nulling circuitry in ECG and DAQ front-ends, reducing BOM count and layout area. |
| Capacitive load drive up to 300 pF | Stable operation into long cables or ADC input capacitance without isolation resistors or external compensation. |
| Independent dual-channel architecture | Full functional isolation allows one channel to operate normally even if the other is overdriven or shorted. |
| Low 1/f noise corner | 15 nV/√Hz at 1 kHz enables high-SNR signal conditioning in sub-10 Hz biomedical applications like ECG. |
Applications
| Electrocardiogram (ECG) Front-End | Data Acquisition (DAQ) Signal Conditioning |
|---|---|
Use Scenario: Amplifying microvolt-level biopotential signals from Ag/AgCl electrodes with high common-mode interference. IC Role / Device Role / Timing Role: Dual-channel instrumentation amplifier first stage (gain = 10–100), providing high-Z input, low noise, and CMRR enhancement. Use Value: 50pA input bias current prevents electrode polarization drift; 750μV offset minimizes baseline wander without digital correction. |
Use Scenario: Buffering and scaling analog sensor outputs (e.g., RTDs, strain gauges) before 16-bit SAR ADC sampling. IC Role / Device Role / Timing Role: Precision unity-gain buffer and programmable gain stage in multi-channel DAQ modules. Use Value: 4MHz GBW supports settling <2μs for 0.01% accuracy at 100kSPS; rail-swing capability maximizes dynamic range. |
| Lab Instrumentation Amplifier | Flow Transmitter Analog Output Stage |
Use Scenario: Building modular benchtop instruments requiring low-drift, low-noise amplification with user-selectable gain. IC Role / Device Role / Timing Role: Core gain block in programmable-gain instrumentation amplifiers (PGIA) with switchable feedback networks. Use Value: Laser-trimmed offset and <10μV/°C drift ensure calibration stability over temperature; dual channels simplify differential output generation. |
Use Scenario: Converting 4–20mA loop current to isolated 0–5V/0–10V analog output in industrial flow meters. IC Role / Device Role / Timing Role: Low-offset, low-drift I-to-V converter and output driver with overvoltage protection. Use Value: ±750μV offset contributes <0.015% full-scale error in 4–20mA conversion; wide supply range accommodates 24V loop-powered designs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual FET-input op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TL072CDR | Higher input bias current (300pA typ), lower GBW (3MHz), no guaranteed phase-reversal immunity. | Cost-sensitive audio and general-purpose circuits where ultra-low IB is not required. | Choose TL072CDR only if budget constraints outweigh precision requirements and phase-reversal risk is mitigated by design. |
| OPA2141AIDR | Lower offset (±125μV), lower noise (11nV/√Hz), higher price; same SOIC-8 package and pinout. | High-end medical and test equipment demanding tighter DC accuracy and lower 1/f noise. | OPA2141AIDR offers measurable improvement in offset and noise but at ~2.5× cost; verify ROI against system-level SNR targets. |
Compared with TL072CDR, OPA2131UA/2K5E4 delivers 6× lower input bias current and guaranteed phase-reversal immunity-critical for unattended sensor front-ends. Against OPA2141AIDR, it trades 3× higher offset and 35% higher voltage noise for 60% lower unit cost and proven field reliability in industrial DAQ.
Availability
OPA2131UA/2K5E4 is available at Aetrix Electronics and suitable for electrocardiogram (ECG) systems, industrial flow transmitters, and lab instrumentation requiring stable component supply with full traceability and long-term lifecycle support.
Supply support for OPA2131UA/2K5E4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with over 90 years of innovation in precision amplifiers and signal chain solutions.
The OPAx131 family was designed for cost-effective, high-performance general-purpose amplification in industrial, medical, and test equipment-emphasizing FET-input advantages without premium pricing.
FAQ
What is the maximum operating temperature range for the OPA2131UA/2K5E4?
The OPA2131UA/2K5E4 is rated for operation from –40°C to +85°C ambient temperature. This range is validated per TI's Recommended Operating Conditions and applies to all SOIC-packaged variants including OPA2131UA/2K5E4. Junction temperature must remain ≤125°C under worst-case power dissipation and PCB thermal design.
Does the OPA2131UA/2K5E4 require external compensation for unity-gain stability?
No, the OPA2131UA/2K5E4 is internally compensated for unity-gain stability. It drives capacitive loads up to 300pF without oscillation or excessive overshoot, as confirmed in Figure 5-15 of the SBOS040B datasheet. No external compensation network is needed for G ≥ 1 configurations.
Is the OPA2131UA/2K5E4 pin-compatible with other dual op amps in SOIC-8 packages?
OPA2131UA/2K5E4 follows the industry-standard dual op amp pinout (pin 1 = OUT A, pin 2 = –IN A, pin 3 = +IN A, pin 4 = V–, pin 5 = +IN B, pin 6 = –IN B, pin 7 = OUT B, pin 8 = V+), matching TL072, NE5532, and OPA2141. However, electrical behavior-including phase-reversal immunity and input bias-differs significantly.
What is the typical input voltage noise density of the OPA2131UA/2K5E4 at 1kHz?
The typical input voltage noise density of the OPA2131UA/2K5E4 at 1kHz is 15 nV/√Hz, as specified in Section 5.6 of the SBOS040B datasheet. This value remains stable across frequency above 100Hz and supports high-SNR signal conditioning in biomedical and sensor applications.
Can the OPA2131UA/2K5E4 be used with single-supply operation?
Yes, the OPA2131UA/2K5E4 supports single-supply operation from 9V to 36V. Its input common-mode range extends to (V–)+3V and (V+)–3.5V, and output swings to within 2.5V of each rail-enabling use in 12V or 24V systems with appropriate level-shifting or rail-splitting networks.
OPA2131UA/2K5E4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Amplifier Type:
- J-FET
- Number of Circuits:
- 2
- Output Type:
- -
- Slew Rate:
- 10V/µs
- Gain Bandwidth Product:
- 4 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 5 pA
- Voltage - Input Offset:
- 200 µV
- Current - Supply:
- 1.5mA (x2 Channels)
- Current - Output / Channel:
- 25 mA
- Voltage - Supply Span (Min):
- 9 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
OPA2131UA/2K5E4 FAQ
1.How can I place an order for OPA2131UA/2K5E4 through Aetrix?
Please submit a Request for Quotation (RFQ) for OPA2131UA/2K5E4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OPA2131UA/2K5E4 reliable?
The price and inventory of OPA2131UA/2K5E4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA2131UA/2K5E4 is usually 5 days.
3.What payment methods are accepted for OPA2131UA/2K5E4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA2131UA/2K5E4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OPA2131UA/2K5E4?
OPA2131UA/2K5E4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OPA2131UA/2K5E4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OPA2131UA/2K5E4?
For technical support, including OPA2131UA/2K5E4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA2131UA/2K5E4 requirements.
6.How does Aetrix verify that OPA2131UA/2K5E4 is sourced from the original manufacturer or authorized distributors?
All OPA2131UA/2K5E4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA2131UA/2K5E4 meets industry standards.
7.What is the process for return or replacement of OPA2131UA/2K5E4?
All OPA2131UA/2K5E4 units undergo pre-shipment inspection (PSI). If there is an issue with OPA2131UA/2K5E4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OPA2131UA/2K5E4 part is unused and in its original packaging.
Return procedure for OPA2131UA/2K5E4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OPA2131UA/2K5E4 Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
