Texas Instruments OPA2140AIDRGR
- Part No.:
- OPA2140AIDRGR
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-WFDFN Exposed Pad
- Datasheet:
-
OPA2140AIDRGR.pdf
- Description:
- DUAL-CHANNEL, 11-MHZ, LOW-NOISE
- Quantity:
- Payment:

- Shipping:

Inventory:2,608
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OPA2140AIDRGR from Texas Instruments is a dual-channel, rail-to-rail output, JFET-input operational amplifier optimized for precision DC and low-frequency AC applications. It delivers 11-MHz unity-gain bandwidth, 20 V/μs slew rate, ±120 μV max input offset voltage, and 5.1 nV/√Hz input voltage noise density at 1 kHz - enabling high-resolution data acquisition and sensor signal conditioning in single- or dual-supply systems from 4.5 V to 36 V (±2.25 V to ±18 V).
For engineers reviewing the OPA2140AIDRGR datasheet, OPA2140AIDRGR pinout, OPA2140AIDRGR application, or OPA2140AIDRGR equivalent, key selection criteria include ultra-low 1 μV/°C max offset drift, 10 pA max input bias current, 250 nVPP 0.1–10 Hz noise, no phase reversal, and full –40°C to +125°C operation - critical for metrology-grade instrumentation and semiconductor test equipment.
Technical Context
The OPA2140AIDRGR implements a JFET-input front-end with complementary differential pair architecture, delivering high input impedance (>10¹³ Ω) and minimal input bias current drift over temperature. Its fully differential output stage supports rail-to-rail swing within 350 mV of each supply rail under 2-kΩ load, while maintaining 126 dB open-loop gain and 140 dB CMRR at 25°C.
This dual op amp operates with true single-supply capability down to 4.5 V and dual-supply symmetry as low as ±2.25 V. The internal thermal shutdown and output short-circuit protection (±30 mA sink/source) ensure robustness in lab and industrial environments without external current limiting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Bandwidth Product | 11 MHz - enables stable unity-gain buffer and closed-loop amplification up to ~100 kHz with 60° phase margin into 2-kΩ//100-pF loads. |
| Slew Rate | 20 V/μs - supports 10-V step response settling to 0.00075% (16-bit) in ≤1.6 μs, suitable for fast-settling DAQ front ends. |
| Input Offset Voltage | ±120 μV max - ensures <0.002% error in 5-V full-scale precision measurement paths without trimming. |
| Offset Drift | ±1 μV/°C max - limits drift-induced error to <120 μV over 125°C ambient range, critical for unattended field instrumentation. |
| Input Voltage Noise | 250 nVPP (0.1–10 Hz), 5.1 nV/√Hz @ 1 kHz - preserves SNR >110 dB in 10-Hz–10-kHz sensor interfaces with source impedances <10 kΩ. |
| Supply Range | Single: 4.5–36 V; Dual: ±2.25–±18 V - allows direct interfacing to 5-V, 12-V, 24-V industrial rails and ±15-V legacy test systems. |
| Quiescent Current | 2 mA per amplifier max - enables dual-channel precision amplification in power-constrained portable analyzers and battery-backed modules. |
Pinout & Package
OPA2140AIDRGR is housed in an 8-pin SON (DRG) package with exposed thermal pad connected internally to V–. This thermally enhanced leadless package measures 2.0 mm × 2.0 mm × 0.6 mm and supports high-density PCB layouts while enabling efficient heat dissipation via soldered thermal pad to ground plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| +IN A (Pin 3) | Noninverting input, Channel A | High-impedance JFET node; accepts common-mode voltages down to V– – 0.1 V for true single-supply sensor interfacing. |
| –IN A (Pin 2) | Inverting input, Channel A | Differential input node; matched to +IN A for <0.02 µV/V channel separation at DC and 100 kHz. |
| OUT A (Pin 1) | Output, Channel A | Rail-to-rail output capable of sourcing 36 mA/sinking 30 mA; requires series resistor for >100-pF capacitive loads. |
| V– (Pin 4) | Negative supply | Reference for both inputs and output; thermal pad is electrically tied to this pin - must be connected to low-impedance ground plane. |
| +IN B (Pin 5) | Noninverting input, Channel B | Independent high-Z input identical to Channel A; enables dual-sensor conditioning or active filter stages on one die. |
| –IN B (Pin 6) | Inverting input, Channel B | Matched counterpart to +IN B; supports independent feedback networks without crosstalk-induced errors. |
| OUT B (Pin 7) | Output, Channel B | Fully isolated output stage; maintains >100-dB channel separation up to 100 kHz per Figure 6-32. |
| V+ (Pin 8) | Positive supply | Highest potential rail; supplies both amplifiers; supports asymmetric supplies (e.g., +15 V / –5 V) if V+ – V– ≥ 4.5 V. |
Key Features
| Feature | Design Value |
|---|---|
| No phase reversal | Guaranteed operation without output polarity inversion when input exceeds common-mode range - eliminates latch-up risk in overvoltage sensor monitoring. |
| Rail-to-rail output swing | Swings to within 350 mV of V+ and V– under 2-kΩ load - maximizes dynamic range when driving 16-bit ADCs powered from same rails. |
| Input range includes V– | Common-mode voltage extends to V– – 0.1 V - enables direct connection of grounded sensors (e.g., RTDs, strain gauges) without level-shifting circuitry. |
| Low 0.1–10 Hz noise | 250 nVPP integrated noise - reduces baseline drift in gas analyzer front ends and electrochemical sensor amplifiers where sub-Hz signals dominate. |
| 125°C rated operation | Specified performance from –40°C to +125°C - supports deployment in automotive engine control units, industrial motor drives, and outdoor telecom infrastructure. |
Applications
| Chemistry Analyzer Front End | Semiconductor Parametric Tester |
|---|---|
Use Scenario: Amplifying low-level current outputs from electrochemical cells and photodiode arrays in handheld gas detectors and liquid chromatography systems. IC Role / Device Role / Timing Role: Precision transimpedance and difference amplifier providing gain, filtering, and DC offset correction before 24-bit sigma-delta ADC sampling. Use Value: 10 pA max input bias current prevents signal corruption in high-impedance sensor nodes; 250 nVPP 0.1–10 Hz noise ensures detection of sub-ppm gas concentrations. |
Use Scenario: Biasing and measuring device-under-test (DUT) leakage currents and threshold voltages during wafer-level IC characterization. IC Role / Device Role / Timing Role: Dual-channel force-and-measure amplifier delivering programmable voltage/current stimuli while simultaneously sensing DUT response with femtoampere resolution. Use Value: ±120 μV max offset and ±1 μV/°C drift enable accurate sub-microvolt measurements across thermal soak cycles; rail-to-rail output drives DUT gates directly from ±15-V supplies. |
| DC Power Supply Monitor | Lab Instrumentation Signal Chain |
Use Scenario: Real-time sensing of output voltage and current in programmable bench power supplies and electronic loads with 0.01% accuracy requirements. IC Role / Device Role / Timing Role: High-side and low-side current sense amplifier plus precision reference buffer feeding multiplexed 18-bit SAR ADC. Use Value: 140 dB CMRR rejects switching noise from adjacent power stages; 11-MHz bandwidth supports fast transient response verification without phase lag. |
Use Scenario: Low-noise preamplification and anti-alias filtering in modular oscilloscopes, spectrum analyzers, and arbitrary waveform generators. IC Role / Device Role / Timing Role: Dual-channel gain block and active filter section preceding ADC or DAC interface, operating from ±12-V rails. Use Value: 5.1 nV/√Hz noise density preserves SNR in 100-MHz-class instruments; dual configuration minimizes board space versus discrete single-amplifier solutions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar precision JFET op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA2141AIDR | SOIC-8 package; 12.5 MHz GBW; 1.8 mA IQ; 3.5 nV/√Hz noise; specified only to +125°C (not –40°C). | Lacks extended –40°C rating and higher CMRR (126 dB vs 140 dB); lower noise but wider bandwidth increases susceptibility to RF interference. | Choose for cost-sensitive, non-automotive designs where ambient stays above –25°C and EMI is controlled. |
| ADA4625-2ACPZ-R7 | 2.8 nV/√Hz noise; 18 MHz GBW; 3.2 mA IQ; 105 dB CMRR; –40°C to +125°C; LFCSP-8 package. | Higher speed and lower noise, but reduced CMRR and PSRR; no guaranteed no-phase-reversal behavior per datasheet. | Prefer for ultra-low-noise, wideband applications where DC precision is secondary to AC fidelity and layout allows tight decoupling. |
Compared with OPA2140AIDRGR, OPA2141AIDR trades extended temperature range and CMRR for lower cost and slightly better noise, while ADA4625-2ACPZ-R7 prioritizes bandwidth and voltage noise at the expense of common-mode rejection and phase-reversal immunity - making OPA2140AIDRGR optimal for metrology-grade DC stability where environmental extremes and signal integrity are non-negotiable.
Availability
OPA2140AIDRGR is available at Aetrix Electronics and suitable for chemistry analyzer front ends, semiconductor parametric testers, and DC power supply monitors requiring stable component supply across long production lifecycles and demanding thermal environments.
Supply support for OPA2140AIDRGR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of heritage in precision op amp design and manufacturing excellence.
The OPAx140 family was engineered specifically for high-accuracy, low-drift signal conditioning in test & measurement, industrial process control, and analytical instrumentation - emphasizing JFET input integrity, rail-to-rail output usability, and robust operation across extreme temperatures.
FAQ
What is the maximum operating temperature range for OPA2140AIDRGR?
OPA2140AIDRGR is fully specified from –40°C to +125°C ambient temperature. All key parameters-including input offset voltage, offset drift, CMRR, and open-loop gain-are guaranteed across this full industrial and automotive under-hood range, making it suitable for harsh-environment deployments where thermal stability is critical.
Does OPA2140AIDRGR support true single-supply operation?
Yes, OPA2140AIDRGR supports true single-supply operation from 4.5 V to 36 V. Its input common-mode range extends to V– – 0.1 V, and its rail-to-rail output swings within 350 mV of both supply rails under 2-kΩ load - enabling direct interfacing with grounded sensors and modern low-voltage ADCs without level-shifting circuitry.
What is the purpose of the thermal pad on the DRG package of OPA2140AIDRGR?
The exposed thermal pad on the OPA2140AIDRGR DRG package is internally connected to the V– pin. It must be soldered to a PCB copper pour tied to the V– net to reduce junction-to-board thermal resistance to 23.3°C/W and prevent thermal shutdown during sustained 2-mA-per-amplifier operation. Leaving it floating degrades thermal performance and risks reliability.
Can OPA2140AIDRGR drive capacitive loads directly?
OPA2140AIDRGR is not optimized for direct capacitive load driving. For loads exceeding 100 pF, a series isolation resistor (e.g., 50 Ω) must be placed between the output and the load to maintain phase margin and prevent peaking or oscillation - as validated in Figure 6-19 and Figure 6-20 of the datasheet.
How does the no-phase-reversal feature benefit OPA2140AIDRGR in sensor applications?
The no-phase-reversal feature guarantees that OPA2140AIDRGR's output never inverts polarity even when input signals exceed the specified common-mode range - preventing catastrophic latch-up or false triggering in overvoltage-protected sensor circuits such as thermocouple amplifiers or fault-monitoring comparators where input transients are unavoidable.
OPA2140AIDRGR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- J-FET
- Number of Circuits:
- 2
- Output Type:
- Push-Pull, Rail-to-Rail
- Slew Rate:
- 20V/µs
- Gain Bandwidth Product:
- 11 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 0.5 pA
- Voltage - Input Offset:
- 30 µV
- Current - Supply:
- 1.8mA (x2 Channels)
- Current - Output / Channel:
- 36 mA
- Voltage - Supply Span (Min):
- 4.5 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (3x3)
OPA2140AIDRGR FAQ
1.How can I place an order for OPA2140AIDRGR through Aetrix?
Please submit a Request for Quotation (RFQ) for OPA2140AIDRGR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OPA2140AIDRGR reliable?
The price and inventory of OPA2140AIDRGR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA2140AIDRGR is usually 5 days.
3.What payment methods are accepted for OPA2140AIDRGR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA2140AIDRGR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OPA2140AIDRGR?
OPA2140AIDRGR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OPA2140AIDRGR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OPA2140AIDRGR?
For technical support, including OPA2140AIDRGR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA2140AIDRGR requirements.
6.How does Aetrix verify that OPA2140AIDRGR is sourced from the original manufacturer or authorized distributors?
All OPA2140AIDRGR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA2140AIDRGR meets industry standards.
7.What is the process for return or replacement of OPA2140AIDRGR?
All OPA2140AIDRGR units undergo pre-shipment inspection (PSI). If there is an issue with OPA2140AIDRGR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OPA2140AIDRGR part is unused and in its original packaging.
Return procedure for OPA2140AIDRGR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OPA2140AIDRGR Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

