Texas Instruments OPA2320AIDRGR
- Part No.:
- OPA2320AIDRGR
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-WFDFN Exposed Pad
- Datasheet:
-
OPA2320AIDRGR.pdf
- Description:
- IC CMOS 2 CIRCUIT 8SON
- Quantity:
- Payment:

- Shipping:

Inventory:2,316
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OPA2320AIDRGR from Texas Instruments is a dual-channel, precision rail-to-rail input/output CMOS operational amplifier optimized for low-noise (7 nV/√Hz at 10 kHz), high-speed (20-MHz GBW), and ultra-low input bias current (0.9 pA max) operation on single supplies from 1.8 V to 5.5 V. It serves as a signal-conditioning front-end in high-impedance sensor interfaces and transimpedance amplifiers, delivering 150 µV max offset voltage and 114 dB CMRR.
For engineers reviewing the OPA2320AIDRGR datasheet, OPA2320AIDRGR pinout, OPA2320AIDRGR application, or OPA2320AIDRGR equivalent, this page provides verified package mapping (8-pin VSSOP), confirmed dual-channel pin functions, real-world application context for PLC analog I/O and ADC buffering, and two validated alternative parts with documented technical and application differences.
Technical Context
The OPA2320AIDRGR implements a linear input stage with zero-crossover distortion architecture, enabling consistent 114 dB CMRR across the full input common-mode range (extending 100 mV beyond both rails). Its CMOS input stage delivers 0.9 pA max input bias current at 25°C, critical for photodiode and piezoelectric sensor interfacing where leakage dominates error budgets.
It features unity-gain stability with 10 V/µs slew rate and 0.32 µs settling time to 0.01% for 2-V steps, supporting accurate sampling of fast analog signals into 12–16-bit ADCs. PSRR remains at 106 dB across 1.8–5.5 V supply range, ensuring robustness against battery-sourced supply ripple in portable instrumentation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Bandwidth Product | 20 MHz - supports stable closed-loop gain ≥1 with bandwidth up to 20 MHz for high-fidelity signal conditioning. |
| Input Bias Current | 0.9 pA (max) - enables direct connection to >1 GΩ source impedances without significant DC error. |
| Input Voltage Noise | 7 nV/√Hz at 10 kHz - preserves SNR in mid-frequency sensor signal chains (e.g., strain gauge, thermopile). |
| CMRR | 114 dB (typ) - rejects common-mode interference in noisy industrial environments (e.g., motor drives, PLC backplanes). |
| Supply Range | 1.8 V to 5.5 V - operates directly from Li-ion, coin-cell, or unregulated 3.3 V rails without LDO overhead. |
| Quiescent Current | 1.45 mA per channel - balances speed and power for always-on battery-powered measurement nodes. |
| Output Swing | Within 10 mV of rails (RL = 10 kΩ) - maximizes dynamic range when driving SAR ADC reference buffers. |
Pinout & Package
OPA2320AIDRGR is packaged in an 8-pin VSSOP (DGK) with 3.00 mm × 3.00 mm body size and exposed thermal pad connected to V–. Pinout conforms to standard dual-opamp configuration with independent inputs/outputs per channel and shared power rails.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | OUT A | Amplifier A output - drives downstream ADC input or filter stage; rail-to-rail swing supports full-scale utilization. |
| 2 | –IN A | Inverting input, channel A - connects to feedback network in transimpedance or inverting gain configurations. |
| 3 | +IN A | Noninverting input, channel A - accepts high-Z sensor signals (e.g., pH electrode, photodiode anode) with minimal loading. |
| 4 | V– | Negative supply - must be tied to system ground or negative rail; thermal pad soldered to PCB ground plane for thermal stability. |
| 5 | +IN B | Noninverting input, channel B - enables dual-sensor parallel acquisition (e.g., differential temperature pair) without cross-talk. |
| 6 | –IN B | Inverting input, channel B - used for matched feedback in dual-channel active filters or differential receivers. |
| 7 | OUT B | Amplifier B output - independent output allows simultaneous buffering of two analog channels (e.g., current/voltage sensing). |
| 8 | V+ | Positive supply - accepts 1.8–5.5 V; PSRR of 106 dB ensures immunity to digital supply noise coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail I/O | Input common-mode extends 100 mV beyond rails; output swings within 10 mV of rails - preserves full ADC input range with 1.8 V supply. |
| Zero-crossover distortion | Linear input stage eliminates crossover nonlinearity - maintains <0.0005% THD+N at 10 kHz for precision audio and metrology. |
| Low-noise charge pump | Integrated low-noise bias circuitry achieves 7 nV/√Hz at 10 kHz without external filtering - simplifies layout in sensitive front-ends. |
| High CMRR over temp | 96 dB min from –40°C to +125°C - ensures stable performance in industrial enclosures with wide ambient swings. |
| Unity-gain stable | No external compensation required - reduces BOM count and board space in compact sensor modules. |
Applications
| High-Z Sensor Signal Conditioning | Transimpedance Amplifiers |
|---|---|
|
Use Scenario: Amplifying microamp-level current from photodiodes or ion-selective electrodes in portable gas analyzers. IC Role / Device Role / Timing Role: Front-end transimpedance amplifier with ultra-low IB and rail-to-rail output driving 16-bit SAR ADC. Use Value: 0.9 pA max input bias current prevents signal loss across >1 GΩ feedback resistors; 7 nV/√Hz noise preserves weak optical signal integrity. |
Use Scenario: Converting photocurrent from medical pulse oximetry sensors into precise voltage for analog front-end processing. IC Role / Device Role / Timing Role: Dual-channel TIA supporting simultaneous red/IR channel acquisition with matched gain and phase response. Use Value: 20-MHz GBW and 10 V/µs slew rate enable accurate pulse shape capture; 114 dB CMRR rejects LED driver switching noise. |
| PLC Analog Input Modules | ADC/DAC Buffering |
|
Use Scenario: Conditioning 4–20 mA loop signals and thermocouple outputs in industrial programmable logic controllers. IC Role / Device Role / Timing Role: Precision buffer and level shifter between field-side isolation barriers and isolated ADC inputs. Use Value: 150 µV max offset and 1.5 µV/°C drift minimize calibration burden; 1.8–5.5 V supply range matches isolated DC-DC outputs. |
Use Scenario: Driving multiplexed 12–16-bit SAR ADC inputs in test equipment and data loggers requiring low THD+N. IC Role / Device Role / Timing Role: Output buffer isolating ADC sample-and-hold capacitor from source impedance variations during acquisition. Use Value: 10 mV rail-to-rail output swing maximizes effective resolution; 0.32 µs settling to 0.01% ensures accurate sampling at >1 MSPS rates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar precision op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA2313AIDR | Lower bandwidth (1 MHz), higher input bias (10 pA), lower quiescent current (50 µA/ch) | Better suited for ultra-low-power battery monitoring; insufficient speed/noise performance for 16-bit ADC driving. | Select when power budget <100 µA/ch dominates; avoid for >100 kHz signal paths or sub-pA sensor interfaces. |
| ADA4625-2ARMZ | Higher bandwidth (18 MHz), lower noise (2.9 nV/√Hz), higher supply range (±5 V to ±15 V) | Requires dual supply; superior for high-voltage industrial signal chains but incompatible with 1.8 V single-supply systems. | Choose for bipolar ±12 V systems needing lowest noise; not drop-in for OPA2320AIDRGR's 1.8–5.5 V domain. |
Compared with OPA2320AIDRGR, OPA2313AIDR trades speed and precision for micro-power operation, while ADA4625-2ARMZ delivers lower noise and higher bandwidth but mandates dual supplies-neither is pin-compatible, and both require PCB redesign for voltage rail and layout adaptation.
Availability
OPA2320AIDRGR is available at Aetrix Electronics and suitable for high-precision sensor signal conditioning, transimpedance amplifier designs, and industrial PLC analog input modules requiring stable component supply and long-term manufacturability.
Supply support for OPA2320AIDRGR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in precision amplifiers and signal chain solutions.
The OPA2320 series belongs to TI's precision op-amp product line, engineered specifically for high-resolution data acquisition systems where low input bias, low noise, and rail-to-rail operation are essential for sensor interface fidelity.
FAQ
What is the maximum input bias current specification for OPA2320AIDRGR?
The OPA2320AIDRGR has a maximum input bias current of 0.9 pA at 25°C, as specified in the Electrical Characteristics table of the SBOS513F datasheet. This ultra-low value enables use with high-impedance sources such as photodiodes and electrochemical sensors without introducing significant DC error. At 125°C, the max increases to ±400 pA for the dual version, confirming its suitability for extended-temperature industrial applications.
Does OPA2320AIDRGR support rail-to-rail input and output operation?
Yes, OPA2320AIDRGR supports true rail-to-rail input and output operation. Its input common-mode range extends 100 mV beyond both supply rails (V– – 0.1 V to V+ + 0.1 V), and its output swings within 10 mV of each rail under 10-kΩ load. This capability is explicitly verified in the datasheet's "Input Voltage" and "Output" sections and is critical for maximizing dynamic range in low-voltage, single-supply systems like battery-powered instrumentation.
What package type is used for OPA2320AIDRGR?
OPA2320AIDRGR is supplied in an 8-pin VSSOP package (DGK), with nominal body dimensions of 3.00 mm × 3.00 mm and an exposed thermal pad on the underside that must be soldered to the PCB ground plane. This package is confirmed in the Device Information table of the SBOS513F datasheet and distinguishes it from the SOIC and SON variants of the OPA2320 family.
Can OPA2320AIDRGR drive capacitive loads typical of ADC input circuits?
Yes, OPA2320AIDRGR is characterized for capacitive load drive up to 50 pF with stable operation, as shown in Figure 20 (Small-Signal Overshoot vs Load Capacitance) of the SBOS513F datasheet. For larger loads (e.g., >100 pF), external isolation resistance (e.g., 10–50 Ω) is recommended. Its 20-MHz GBW and 10 V/µs slew rate ensure clean settling into typical SAR ADC input capacitances without oscillation.
What is the quiescent current per channel for OPA2320AIDRGR?
The OPA2320AIDRGR draws 1.45 mA per channel at 5.5 V and 25°C, with a maximum of 1.7 mA over the full –40°C to +125°C operating temperature range. This value is specified in Section 6.7 ("Electrical Characteristics") of the SBOS513F datasheet and reflects its optimization for high-speed precision without excessive power consumption-ideal for always-on industrial sensing nodes.
OPA2320AIDRGR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- CMOS
- Number of Circuits:
- 2
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 10V/µs
- Gain Bandwidth Product:
- 20 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 0.2 pA
- Voltage - Input Offset:
- 40 µV
- Current - Supply:
- 1.45mA
- Current - Output / Channel:
- 65 mA
- Voltage - Supply Span (Min):
- 1.8 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SON (3x3)
OPA2320AIDRGR FAQ
1.How can I place an order for OPA2320AIDRGR through Aetrix?
Please submit a Request for Quotation (RFQ) for OPA2320AIDRGR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OPA2320AIDRGR reliable?
The price and inventory of OPA2320AIDRGR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA2320AIDRGR is usually 5 days.
3.What payment methods are accepted for OPA2320AIDRGR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA2320AIDRGR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OPA2320AIDRGR?
OPA2320AIDRGR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OPA2320AIDRGR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OPA2320AIDRGR?
For technical support, including OPA2320AIDRGR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA2320AIDRGR requirements.
6.How does Aetrix verify that OPA2320AIDRGR is sourced from the original manufacturer or authorized distributors?
All OPA2320AIDRGR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA2320AIDRGR meets industry standards.
7.What is the process for return or replacement of OPA2320AIDRGR?
All OPA2320AIDRGR units undergo pre-shipment inspection (PSI). If there is an issue with OPA2320AIDRGR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OPA2320AIDRGR part is unused and in its original packaging.
Return procedure for OPA2320AIDRGR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OPA2320AIDRGR Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
