Texas Instruments OPA2320SAIDGST
- Part No.:
- OPA2320SAIDGST
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
OPA2320SAIDGST.pdf
- Description:
- IC CMOS 2 CIRCUIT 10VSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:696
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OPA2320SAIDGST from Texas Instruments is a dual-channel, precision, rail-to-rail input/output CMOS operational amplifier optimized for low-noise (7 nV/√Hz at 10 kHz), high-speed (20-MHz GBW), and ultra-low input bias current (0.9 pA max) operation on single supplies from 1.8 V to 5.5 V. It features active shutdown per channel (SHDN A/B), 150 µV max offset voltage, and 114 dB CMRR - ideal for high-impedance sensor signal conditioning and transimpedance amplifier stages in portable instrumentation.
For engineers reviewing the OPA2320SAIDGST datasheet, OPA2320SAIDGST pinout, OPA2320SAIDGST application, or OPA2320SAIDGST equivalent, key selection criteria include verified shutdown timing (tON = 20 µs full, tOFF = 3 µs), guaranteed rail-to-rail output swing within 20 mV of rails (RL = 10 kΩ), and confirmed 10 V/µs slew rate driving ADC input buffers without distortion.
Technical Context
The OPA2320SAIDGST implements a linear input stage with zero-crossover distortion architecture, enabling stable common-mode rejection (114 dB typ) across the full input range from (V–) – 0.1 V to (V+) + 0.1 V. Its CMOS input stage delivers 0.9 pA max input bias current at 25°C and maintains < ±400 pA over –40°C to +125°C.
Each channel operates independently with dedicated active-low SHDN pins (pins 5 and 6), supporting partial shutdown (one channel active) with 6 µs enable time or full shutdown (both channels disabled) with 20 µs enable time and 0.1 µA total quiescent current. The device achieves unity-gain stability while driving ≥50 pF capacitive loads.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Bandwidth Product | 20 MHz - supports stable closed-loop gain ≥1 with ≤100 ns settling to 0.0015% for 2-V steps. |
| Slew Rate | 10 V/µs - enables clean amplification of fast transient signals into ADC front-ends without slewing-induced distortion. |
| Input Bias Current | 0.9 pA (max) - preserves signal integrity in >1 GΩ source-impedance applications like photodiode transimpedance amps. |
| Input Voltage Noise | 7 nV/√Hz at 10 kHz - minimizes added noise in precision DC-coupled sensor interfaces and low-level analog signal chains. |
| Offset Voltage | 150 µV (max) - ensures ≤0.003% gain error in 5-V full-scale systems without trimming. |
| CMRR | 114 dB (typ) - rejects supply and common-mode interference in single-supply industrial I/O modules. |
| Shutdown Current | 0.1 µA (full shutdown) - extends battery life in portable medical or handheld test equipment during idle periods. |
Pinout & Package
VSSOP-10 (DGK/DGS) package: 3.00 mm × 3.00 mm body, exposed thermal pad connected to V–, rated for 171.5°C/W junction-to-ambient thermal resistance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | OUT A | Amplifier A output - drives ADC input or filter stage; swings within 20 mV of rails with 10-kΩ load. |
| 2 | –IN A | Inverting input, channel A - high-impedance node for feedback networks or differential sensing. |
| 3 | +IN A | Noninverting input, channel A - accepts high-Z sensor signals with <0.9 pA leakage error. |
| 4 | V– | Negative supply - reference for both amplifiers and thermal pad connection point. |
| 5 | SHDN A | Active-low shutdown control for channel A - pulls low to disable output and reduce IQ to 0.1 µA. |
| 6 | SHDN B | Active-low shutdown control for channel B - independent of SHDN A for flexible power sequencing. |
| 7 | +IN B | Noninverting input, channel B - isolated input path for dual-sensor or differential pair configurations. |
| 8 | –IN B | Inverting input, channel B - supports independent feedback loop design per channel. |
| 9 | OUT B | Amplifier B output - concurrent signal processing path; identical AC/DC specs to OUT A. |
| 10 | V+ | Positive supply - accepts 1.8–5.5 V single supply; PSRR = 106 dB across full range. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail I/O | Input common-mode range extends 100 mV beyond both rails; output swings to within 20 mV of rails - enables full dynamic range utilization in 1.8-V systems. |
| Zero-crossover distortion | Linear input stage eliminates crossover glitches at mid-supply - critical for precision DC measurements and low-distortion audio buffering. |
| Per-channel shutdown | Dedicated SHDN A/B pins allow independent power gating - reduces system-level standby current without disabling entire signal chain. |
| Low-noise charge pump | Integrated low-noise bias circuitry sustains 0.9-pA input bias current and 7-nV/√Hz noise floor across temperature - avoids external compensation. |
| High CMRR over temp | 114 dB CMRR maintained at 25°C; ≥96 dB from –40°C to +125°C - ensures stable performance in unregulated industrial environments. |
Applications
| High-Z Sensor Signal Conditioning | Transimpedance Amplifiers |
|---|---|
Use Scenario: Amplifying microamp-level currents from photodiodes or electrochemical sensors in portable gas analyzers. IC Role / Device Role / Timing Role: Dual-channel OPA2320SAIDGST serves as primary transimpedance gain stage and reference buffer, with channel B providing precision VREF buffering. Use Value: 0.9-pA input bias current prevents signal loss in >1-GΩ feedback networks; rail-to-rail output drives 16-bit SAR ADC inputs directly. |
Use Scenario: Converting photocurrent from UV detection diodes into voltage for spectral analysis in handheld spectrometers. IC Role / Device Role / Timing Role: OPA2320SAIDGST operates as low-noise TIA core with 7-nV/√Hz input noise density and 20-MHz bandwidth for fast pulse response. Use Value: 10-V/µs slew rate resolves sub-microsecond optical pulses; shutdown capability powers down unused channel during dark-current calibration. |
| Programmable Logic Controllers (PLCs) | Input/Output ADC/DAC Buffers |
Use Scenario: Conditioning 4–20 mA loop signals and thermocouple outputs in modular PLC analog input modules. IC Role / Device Role / Timing Role: OPA2320SAIDGST provides precision gain/level-shifting before sigma-delta ADC sampling at 100 kSPS. Use Value: 150-µV max offset and 114-dB CMRR reject field noise in electrically noisy factory floors; 1.8–5.5 V supply range matches PLC backplane voltages. |
Use Scenario: Buffering DAC outputs and driving multiplexed ADC inputs in data acquisition systems with simultaneous sampling requirements. IC Role / Device Role / Timing Role: Dual OPA2320SAIDGST channels isolate DAC output impedance and provide low-Z drive for switched-capacitor ADC sample clocks. Use Value: 10-V/µs slew rate settles 16-bit codes in <320 ns; shutdown mode disables unused channel during channel-hopping to minimize crosstalk. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar precision op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA2313AIDR | Lower bandwidth (1 MHz), higher input bias current (10 pA), no shutdown function. | Cost-sensitive, low-speed sensor interfaces where shutdown is unnecessary. | Select when power optimization is secondary to BOM cost and speed requirements are ≤100 kHz. |
| OPA2322AIDGKR | Higher noise (8.5 nV/√Hz), no shutdown, 20-MHz GBW, 10-V/µs slew rate. | General-purpose precision buffering where ultra-low IB and shutdown are not required. | Choose for non-battery-powered systems needing similar speed but lower cost and simpler control interface. |
Compared with OPA2320SAIDGST, OPA2313AIDR trades bandwidth and shutdown for cost reduction, while OPA2322AIDGKR matches speed but lacks shutdown and has higher input bias - making OPA2320SAIDGST uniquely suited for battery-powered, high-impedance, dual-channel systems requiring independent power control.
Availability
OPA2320SAIDGST is available at Aetrix Electronics and suitable for high-impedance sensor signal conditioning, transimpedance amplifier designs, and programmable logic controller (PLC) analog input modules requiring stable component supply and long-term manufacturability.
Supply support for OPA2320SAIDGST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in precision amplifiers and signal-chain solutions.
The OPAx320 family was designed specifically for high-resolution data acquisition systems - targeting low-power, single-supply operation with uncompromised DC precision, AC performance, and robustness in harsh environments.
FAQ
What is the maximum input bias current specification for OPA2320SAIDGST over temperature?
The OPA2320SAIDGST specifies ±400 pA maximum input bias current over the full operating temperature range of –40°C to +125°C. This value is confirmed in the Electrical Characteristics table under "INPUT BIAS CURRENT" for OPA2320 and OPA2320S variants. At 25°C, the limit is tighter: ±0.9 pA max. These values are measured with VS = 1.8 V to 5.5 V and ensure minimal error in high-impedance sensor interfaces across industrial temperature extremes. The OPA2320SAIDGST maintains this performance without external calibration.
Does OPA2320SAIDGST support true rail-to-rail input and output operation?
Yes, OPA2320SAIDGST supports true rail-to-rail input and output. Its input common-mode voltage range extends from (V–) – 0.1 V to (V+) + 0.1 V, and its output swings to within 20 mV of each rail with a 10-kΩ load at 25°C. This is explicitly verified in the "INPUT VOLTAGE" and "OUTPUT" sections of the datasheet. The rail-to-rail capability enables full utilization of 1.8-V to 5.5-V supply ranges in battery-powered and low-voltage industrial systems without level-shifting circuitry.
What is the shutdown behavior of OPA2320SAIDGST when only one channel is disabled?
When only one channel (e.g., SHDN A = V–, SHDN B = V+) is disabled, OPA2320SAIDGST enters partial shutdown mode: the disabled channel draws ~1.6 mA quiescent current (not 0.1 µA), while the enabled channel remains fully operational with normal performance. Full shutdown - where both SHDN A and SHDN B are pulled low - reduces total IQ to 0.1 µA. This behavior is documented in the "SHUTDOWN" subsection of the Electrical Characteristics table and enables flexible power sequencing in multi-channel signal chains using OPA2320SAIDGST.
Can OPA2320SAIDGST drive a 50-pF capacitive load stably?
Yes, OPA2320SAIDGST is characterized for stable operation with ≥50-pF capacitive loads, as confirmed in Figure 4 (Open-Loop Gain/Phase vs Frequency) and the "FREQUENCY RESPONSE" section specifying phase margin = 47° at CL = 50 pF and VS = 5 V. The device remains unity-gain stable under these conditions, making it suitable for driving ADC input capacitors, long PCB traces, or filtering networks without external isolation resistors. No additional compensation is required for 50-pF loads in standard configurations.
What package type and thermal characteristics apply to OPA2320SAIDGST?
OPA2320SAIDGST is supplied in the 10-pin VSSOP (DGS) package with 3.00 mm × 3.00 mm body size and an exposed thermal pad connected to V–. Its thermal metrics include RθJA = 171.5°C/W, RθJC(top) = 43°C/W, and ψJB = 89.9°C/W - all specified in Section 6.6 of the datasheet. These values confirm suitability for compact industrial PCB layouts with moderate airflow, and the thermal pad must be soldered to a V– plane for optimal heat dissipation and electrical stability.
OPA2320SAIDGST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- CMOS
- Number of Circuits:
- 2
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 10V/µs
- Gain Bandwidth Product:
- 20 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 0.2 pA
- Voltage - Input Offset:
- 40 µV
- Current - Supply:
- 1.45mA
- Current - Output / Channel:
- 65 mA
- Voltage - Supply Span (Min):
- 1.8 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSSOP
OPA2320SAIDGST FAQ
1.How can I place an order for OPA2320SAIDGST through Aetrix?
Please submit a Request for Quotation (RFQ) for OPA2320SAIDGST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OPA2320SAIDGST reliable?
The price and inventory of OPA2320SAIDGST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA2320SAIDGST is usually 5 days.
3.What payment methods are accepted for OPA2320SAIDGST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA2320SAIDGST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OPA2320SAIDGST?
OPA2320SAIDGST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OPA2320SAIDGST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OPA2320SAIDGST?
For technical support, including OPA2320SAIDGST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA2320SAIDGST requirements.
6.How does Aetrix verify that OPA2320SAIDGST is sourced from the original manufacturer or authorized distributors?
All OPA2320SAIDGST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA2320SAIDGST meets industry standards.
7.What is the process for return or replacement of OPA2320SAIDGST?
All OPA2320SAIDGST units undergo pre-shipment inspection (PSI). If there is an issue with OPA2320SAIDGST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OPA2320SAIDGST part is unused and in its original packaging.
Return procedure for OPA2320SAIDGST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OPA2320SAIDGST Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
