Texas Instruments OPA2690I-14DR
- Part No.:
- OPA2690I-14DR
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
OPA2690I-14DR.pdf
- Description:
- IC OPAMP VFB 2 CIRCUIT 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,249
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OPA2690I-14DR from Texas Instruments is a dual, wideband, voltage-feedback operational amplifier with independent disable control per channel, designed for high-fidelity signal conditioning in single-supply ADC driver, video line driving, and xDSL receiver applications. It delivers 220MHz small-signal bandwidth (G = +2), ±4.0V output swing on ±5V supplies, 1800 V/µs slew rate, and –70 dBc 3rd-harmonic distortion at 5 MHz with 2 VPP output into 100Ω.
For engineers reviewing the OPA2690I-14DR datasheet, OPA2690I-14DR pinout, OPA2690I-14DR application, or OPA2690I-14DR equivalent, key selection criteria include its SO-14 package with dedicated DIS A/DIS B pins, 190 mA output current per channel, low 5.5 mA/ch quiescent current, disable current < 200 µA/ch, and guaranteed performance across –40°C to +85°C.
Technical Context
The OPA2690I-14DR employs a novel voltage-feedback architecture with a transconductance element placed between two input buffers, enabling 1800 V/µs slew rate while maintaining unity-gain stability. Its output stage supports high-current sourcing/sinking (>190 mA) with minimal headroom-only 1 V from rails on +5V supply-making it suitable for driving 100Ω loads to midpoint bias (2.5 V).
Each channel features independent digital disable control (DIS A/DIS B), reducing supply current to <200 µA/ch and placing the output in high-impedance state. The device operates over ±2.5V to ±6V dual supply or +5V to +12V single supply, with input common-mode range extending to ±3.5 V (dual) or 1.5 V to 3.5 V (single +5V), and CMRR ≥63 dB.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Small-Signal Bandwidth (G = +2) | 220 MHz min at ±5V - enables full-power signal fidelity up to 100+ MHz video/ADC sampling rates. |
| Slew Rate | 1800 V/µs min at ±5V - supports fast transient response for 2 VPP signals without slewing-induced distortion. |
| Output Current (sourcing/sinking) | ±190 mA min per channel - drives 100Ω loads directly without external buffering. |
| Harmonic Distortion (3rd, 5 MHz) | –70 dBc max into 100Ω - meets demanding SFDR requirements for 10-bit+ ADC interfaces. |
| Disable Supply Current | <200 µA/ch - reduces system power during idle cycles in portable or burst-mode systems. |
| Input Voltage Noise | 5.5 nV/√Hz typ - low-noise performance critical for high-resolution analog front-ends. |
| Quiescent Current | 11 mA max (2 ch, ±5V) - balances speed and power efficiency for continuous operation. |
Pinout & Package
The OPA2690I-14DR is housed in a 14-pin SOIC (SO-14) package with exposed pad thermal enhancement, rated for –40°C to +85°C operation. Pin 1 is marked via dot; pin numbering follows standard SOIC convention (counterclockwise from index mark).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (–In A) | Inverting input, Channel A | Differential input node for Channel A; requires matched source impedance for optimal CMRR. |
| 2 (+In A) | Noninverting input, Channel A | DC-biased input for single-supply operation; accepts 1.5–3.5 V common-mode range on +5V supply. |
| 3 (DIS A) | Channel A disable control | Active-low logic input; pulls LOW to disable Channel A, reducing IQ to <200 µA/ch and tri-stating output. |
| 4 (–VS) | Negative supply rail | Connects to ground (single supply) or negative rail (dual supply); decoupling required within 1 cm. |
| 5 (DIS B) | Channel B disable control | Independent active-low enable/disable for Channel B; no cross-talk with Channel A disable path. |
| 6 (+In B) | Noninverting input, Channel B | Matched to +In A; supports differential or parallel I/Q channel configurations. |
| 7 (–In B) | Inverting input, Channel B | Complementary input for Channel B; identical AC/DC specs to –In A. |
| 8 (Out B) | Output, Channel B | High-current output capable of ±190 mA; high-impedance when DIS B = LOW. |
| 9 (NC) | No connect | Internally unused; leave unconnected or tie to ground per layout best practices. |
| 10 (NC) | No connect | Internally unused; no electrical function; avoid routing signals nearby. |
| 11 (+VS) | Positive supply rail | Accepts +5V to +12V; requires 0.1 µF ceramic + bulk capacitor near pin. |
| 12 (Out A) | Output, Channel A | Full-performance output with 12 ns settling to 0.02%; disabled independently of Out B. |
| 13 (NC) | No connect | Unused internal node; do not solder or route. |
| 14 (NC) | No connect | Unused internal node; maintain clearance per TI layout guidelines. |
Key Features
| Feature | Design Value |
|---|---|
| Independent per-channel disable | Enables dynamic power gating of individual amplifiers in multi-channel systems without affecting adjacent channels. |
| Single-supply 220 MHz bandwidth | Delivers full AC performance on +5V supply-no dual-rail requirement for high-speed video or ADC drivers. |
| 190 mA output drive into 100Ω | Eliminates need for external buffer stages when driving terminated transmission lines or ADC input networks. |
| Low 5.5 mA/ch quiescent current | Reduces thermal load and PCB area vs. competing wideband op amps, easing thermal design in dense layouts. |
| –70 dBc 3rd-harmonic distortion @ 5 MHz | Meets SFDR requirements for 10-bit, 40 MSPS ADCs like ADS825 without post-compensation circuitry. |
Applications
| Video Line Driving | Single-Supply ADC Driver |
|---|---|
Use Scenario: Driving RGB or component video signals over 75Ω coaxial cable to display panels or capture devices. IC Role / Device Role / Timing Role: High-speed, low-distortion buffer with DC-coupled gain of +2 and 0.06% differential gain error. Use Value: Maintains NTSC/PAL color fidelity with 0.03° differential phase error and >150 MHz bandwidth for HD resolutions. | Use Scenario: Conditioning analog inputs for 10-bit, 40 MSPS ADCs such as ADS825 in data acquisition systems. IC Role / Device Role / Timing Role: Differential-to-single-ended driver with 2 VPP output swing centered at 2.5 V on +5V supply. Use Value: Enables full-scale ADC utilization with –70 dBc harmonic distortion, preserving ENOB in high-frequency sampling. |
| xDSL Line Receiver | High-Speed Imaging Channel |
Use Scenario: Amplifying upstream/downstream analog signals in ADSL/VDSL modems with 1–30 MHz bandwidth. IC Role / Device Role / Timing Role: Low-noise, high-linearity receiver front-end with 5.5 nV/√Hz input noise and 65 dB off-isolation when disabled. Use Value: Supports >80 dB SNR in DSL PHY layers while allowing channel shutdown during sleep modes. | Use Scenario: Buffering pixel clock or analog sensor outputs in medical ultrasound or industrial line-scan cameras. IC Role / Device Role / Timing Role: Fast-settling (8 ns to 0.1%) driver for time-critical imaging paths requiring sub-ns timing precision. Use Value: Minimizes image lag and ghosting with 2.8 ns rise/fall time and 12 ns settling to 0.02% for 5 V step. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed operational amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA2691IDR | Current-feedback architecture; higher 250 MHz bandwidth but requires external feedback resistor network and lacks disable function. | Best for fixed-gain, ultra-wideband applications where disable control is unnecessary and layout allows careful RF/RO matching. | Select OPA2691IDR only if bandwidth >220 MHz is mandatory and disable functionality is not required. |
| LMH6629MA/NOPB | Lower 1.5 GHz GBW but higher 100 mA output current; no disable pins; 10.5 mA/ch quiescent current; optimized for low-noise (1.9 nV/√Hz) over speed. | Suitable for precision low-noise preamp stages preceding ADCs, not for high-current line driving. | Choose LMH6629MA/NOPB when input-referred noise is more critical than output drive or power-down capability. |
Compared with OPA2691IDR and LMH6629MA/NOPB, the OPA2690I-14DR uniquely combines per-channel disable, 190 mA drive, and 220 MHz bandwidth in a voltage-feedback topology-enabling flexible power management and robust termination without sacrificing linearity or settling speed.
Availability
OPA2690I-14DR is available at Aetrix Electronics and suitable for video line driving, single-supply ADC interface, xDSL receiver, high-speed imaging, and active filter applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for OPA2690I-14DR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in high-performance op amps, data converters, and interface ICs.
The OPA2690 product line targets high-speed signal conditioning in communications, test equipment, and imaging systems-designed specifically for applications demanding wide bandwidth, low distortion, and flexible power control in compact SO-14 packaging.
FAQ
What is the maximum operating supply voltage for OPA2690I-14DR?
The OPA2690I-14DR supports a maximum operating voltage of ±6.0 V for dual-supply operation and +12 V for single-supply use. Absolute maximum ratings specify ±6.5 V on power pins; exceeding these may cause permanent damage. For reliable operation, TI recommends staying within the specified limits across the full temperature range (–40°C to +85°C). The OPA2690I-14DR achieves optimal performance at ±5 V or +5 V, where key parameters like bandwidth and distortion are characterized.
Does OPA2690I-14DR support true rail-to-rail input or output?
No, the OPA2690I-14DR is not a rail-to-rail device. Its input common-mode range extends to ±3.5 V on ±5 V supplies (or 1.5 V to 3.5 V on +5 V), and output swing reaches ±4.0 V (no load) or ±3.9 V (100 Ω load) under ±5 V conditions. On +5 V single supply, output swings from 1.0 V to 4.0 V (no load), requiring ≥1 V headroom from each rail. This limited headroom is intentional to preserve bandwidth and linearity-unlike rail-to-rail op amps that sacrifice speed for voltage range.
How does the disable function work on OPA2690I-14DR?
The OPA2690I-14DR provides independent active-low disable control on pins 3 (DIS A) and 5 (DIS B). When pulled LOW (≤1.5 V), each channel's supply current drops to <200 µA/ch and its output enters high-impedance state with 70 dB off-isolation at 5 MHz. Leaving DIS pins open or HIGH (≥3.3 V) enables normal operation. Enable/disable times are 25 ns and 200 ns respectively. This feature is exclusive to the SO-14 package (OPA2690I-14DR); SO-8 variants lack disable pins.
Can OPA2690I-14DR drive a 50Ω load directly?
Yes-the OPA2690I-14DR can drive a 50Ω load directly, though with reduced output swing and increased power dissipation. At ±5 V, it delivers ±3.9 V into 100Ω; into 50Ω, output swing decreases slightly (±3.7 V typical), and sourcing/sinking current remains >±160 mA. For sustained 50Ω driving, ensure thermal design accommodates higher junction temperature (θJA = 150°C/W for SO-14), and verify stability with appropriate series resistance (e.g., 50Ω in series with output) per Figure 36 in the SBOS238G datasheet.
What is the harmonic distortion performance of OPA2690I-14DR at 10 MHz?
At 10 MHz, G = +2, 2 VPP output, and RL = 100Ω, the OPA2690I-14DR achieves –64 dBc 2nd-harmonic and –66 dBc 3rd-harmonic distortion (typical, ±5 V supply). Performance degrades slightly at higher frequencies due to bandwidth roll-off: at 20 MHz, 3rd-harmonic is –60 dBc. These values are measured with proper PCB layout-including 0.1 µF supply decoupling between ±VS pins-and meet requirements for 10-bit ADC drivers up to 40 MSPS sampling rates.
OPA2690I-14DR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Voltage Feedback
- Number of Circuits:
- 2
- Output Type:
- -
- Slew Rate:
- 1800V/µs
- Gain Bandwidth Product:
- 300 MHz
- -3db Bandwidth:
- 500 MHz
- Current - Input Bias:
- 5 µA
- Voltage - Input Offset:
- 1 mV
- Current - Supply:
- 11mA (x2 Channels)
- Current - Output / Channel:
- 190 mA
- Voltage - Supply Span (Min):
- 5 V
- Voltage - Supply Span (Max):
- 12 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
OPA2690I-14DR FAQ
1.How can I place an order for OPA2690I-14DR through Aetrix?
Please submit a Request for Quotation (RFQ) for OPA2690I-14DR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OPA2690I-14DR reliable?
The price and inventory of OPA2690I-14DR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA2690I-14DR is usually 5 days.
3.What payment methods are accepted for OPA2690I-14DR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA2690I-14DR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OPA2690I-14DR?
OPA2690I-14DR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OPA2690I-14DR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OPA2690I-14DR?
For technical support, including OPA2690I-14DR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA2690I-14DR requirements.
6.How does Aetrix verify that OPA2690I-14DR is sourced from the original manufacturer or authorized distributors?
All OPA2690I-14DR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA2690I-14DR meets industry standards.
7.What is the process for return or replacement of OPA2690I-14DR?
All OPA2690I-14DR units undergo pre-shipment inspection (PSI). If there is an issue with OPA2690I-14DR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OPA2690I-14DR part is unused and in its original packaging.
Return procedure for OPA2690I-14DR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OPA2690I-14DR Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
