My Inquiry
My Account
Texas Instruments OPA2690I-14DRG4
- Part No.:
- OPA2690I-14DRG4
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
OPA2690I-14DRG4.pdf
- Description:
- IC OPAMP VFB 2 CIRCUIT 14SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,721
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OPA2690I-14DRG4 from Texas Instruments is a dual, wideband, unity-gain stable voltage-feedback operational amplifier with independent channel disable control, specified for ±5V or +5V single-supply operation, delivering 220MHz small-signal bandwidth (G = +2), 1800 V/µs slew rate, and ±4.0V output swing into no load - enabling high-fidelity ADC input driving and video line buffering in compact industrial and instrumentation systems.
For engineers reviewing the OPA2690I-14DRG4 datasheet, OPA2690I-14DRG4 pinout, OPA2690I-14DRG4 application, or OPA2690I-14DRG4 equivalent, key selection criteria include its SO-14 package with dedicated DIS A/DIS B pins, 190mA output current per channel, low 5.5mA/ch quiescent supply current, and verified performance in differential ADC driver and xDSL receiver signal chains.
Technical Context
The OPA2690I-14DRG4 employs a novel transconductance-input stage that decouples slew rate from bias current, enabling 1800 V/µs slew rate while maintaining only 5.5mA/ch quiescent current. Its output stage delivers high-current sourcing/sinking capability with minimal headroom - supporting >120mA drive into 100Ω loads on +5V supply while maintaining 150MHz bandwidth.
Unlike conventional voltage-feedback op amps, it integrates independent digital disable control per channel (SO-14 only), reducing supply current to <200µA/ch when disabled and placing outputs in high-impedance state - critical for power-gated signal paths in multi-channel data acquisition systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Small-Signal Bandwidth (G = +2) | 220 MHz at ±5V supply - supports full-power signal integrity up to UHF frequencies in ADC front-ends. |
| Slew Rate | 1800 V/µs - enables clean 2VPP step response with ≤2.8 ns rise time, minimizing distortion in fast transient signals. |
| Output Current (Sourcing/Sinking) | ±190 mA - drives 100Ω loads directly without external buffers, simplifying layout in high-speed imaging channels. |
| Input Voltage Noise | 5.5 nV/√Hz - low-noise performance preserves SNR in precision ADC buffer stages operating at ≥1 MHz. |
| Disable Supply Current | <200 µA/ch - reduces system standby power by >98% per channel, enabling dynamic channel gating in portable instruments. |
| Harmonic Distortion (2nd, 5 MHz) | –68 dBc (RL = 100Ω) - meets stringent SFDR requirements for 10-bit, 40MSPS ADC drivers like ADS825. |
| Common-Mode Input Range | ±3.5 V (±5V supply) - accommodates rail-to-rail input signals with 1.5V headroom, easing dc-coupled interface design. |
Pinout & Package
OPA2690I-14DRG4 is housed in a 14-pin SOIC (SO-14) package with exposed thermal pad (D package), optimized for thermal dissipation in high-power analog signal paths. Pin numbering follows standard TI SO-14 top-view convention.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (–In A) | Inverting input, Channel A | Differential input node for Channel A; requires matched impedance to +In A for optimal CMRR. |
| 2 (+In A) | Noninverting input, Channel A | High-impedance input (2.2 MΩ || 1.5 pF) accepting ac- or dc-coupled signals up to ±3.5 V. |
| 3 (DIS A) | Channel A disable control | Active-low logic input; pulls below 1.5 V to disable Channel A and reduce supply current to <200 µA. |
| 4 (–VS) | Negative supply rail | Accepts –6.5 V max; connects to ground in single-supply +5V configurations. |
| 5 (DIS B) | Channel B disable control | Independent active-low control for Channel B; enables selective channel power-down without PCB changes. |
| 6 (+In B) | Noninverting input, Channel B | Matches Channel A input specs; supports I/Q signal path matching in RF receiver applications. |
| 7 (–In B) | Inverting input, Channel B | Paired with +In B for differential gain configuration; maintains channel-to-channel crosstalk <–85 dBc. |
| 8 (Out A) | Output, Channel A | Capable of ±190 mA drive; output impedance 0.04 Ω at 100 kHz - minimizes gain error in low-Z loads. |
| 9 (NC) | No connect | Internally unused; must remain unconnected per TI design guidelines. |
| 10 (NC) | No connect | Internally unused; floating or grounded per layout best practice (no electrical function). |
| 11 (+VS) | Positive supply rail | Accepts +12 V max; supplies both channels; requires 0.1 µF local decoupling to ground. |
| 12 (NC) | No connect | Internally unused; leave unconnected. |
| 13 (NC) | No connect | Internally unused; leave unconnected. |
| 14 (Out B) | Output, Channel B | Functionally identical to Out A; supports independent loading and termination for dual-channel systems. |
Key Features
| Feature | Design Value |
|---|---|
| Flexible supply range | Operates from ±2.5V to ±6V dual supply or +5V to +12V single supply - eliminates need for split rails in portable instrumentation. |
| High-output-current architecture | Delivers ±190 mA per channel with minimal headroom - enables direct drive of 100Ω transmission lines without external buffers. |
| Per-channel disable control | Dedicated DIS A/DIS B pins reduce supply current to <200 µA/ch and place outputs in high-Z state - essential for power-managed data acquisition. |
| Low distortion at high frequency | –68 dBc 2nd-harmonic at 5 MHz (RL = 100Ω) - ensures accurate signal reproduction in 40MSPS ADC interfaces like ADS825. |
| Thermally enhanced SO-14 package | θJA = 150°C/W - sustains continuous 190mA output current per channel without derating in ambient ≤+85°C. |
Applications
| ADC Input Driver | Video Line Driver |
|---|---|
|
Use Scenario: Driving the analog input of a 10-bit, 40MSPS ADC (e.g., ADS825) in a medical imaging front-end with ±5V supply constraints. IC Role / Device Role / Timing Role: Single-supply differential ADC driver providing 2VPP signal with <8 ns settling time and <–65 dBc harmonic distortion. Use Value: Enables full utilization of ADC ENOB by preserving SFDR >57 dBc at 10 MHz, eliminating need for additional gain stages. |
Use Scenario: RGB line driver in broadcast-quality video equipment requiring NTSC-compliant differential signaling over 75Ω coaxial cable. IC Role / Device Role / Timing Role: High-speed voltage-feedback op amp configured as G = +2 buffer with 0.06% differential gain and 0.03° phase error. Use Value: Maintains color fidelity and timing accuracy across 0–10 MHz video bandwidth without external peaking networks. |
| xDSL Receiver Channel | High-Speed Imaging Channel |
|
Use Scenario: Analog front-end for ADSL2+ receiver ICs requiring broadband signal conditioning from 100 kHz to 2.2 MHz with low noise and high linearity. IC Role / Device Role / Timing Role: Low-noise, high-output-current amplifier with 5.5 nV/√Hz input noise and –77 dBc 2nd-harmonic (RL ≥500Ω). Use Value: Improves receiver sensitivity by >3 dB compared to legacy op amps, directly increasing upstream data rate margin. |
Use Scenario: Signal conditioning for CCD/CMOS sensor readout in industrial machine vision systems operating at ≥20 MSPS pixel rates. IC Role / Device Role / Timing Role: Fast-settling buffer (8 ns to 0.1%) driving 100Ω terminated traces to FPGA ADC inputs. Use Value: Reduces pixel-to-pixel crosstalk and timing skew, enabling sub-1 LSB integral nonlinearity in 12-bit digitization. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed operational amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA2691IDR | Current-feedback architecture; 350 MHz bandwidth but higher input bias current (±15 µA vs. ±11 µA) and no disable function. | Lacks per-channel disable and has lower CMRR (50 dB vs. 65 dB); unsuitable for power-gated multi-channel DAQ. | Select OPA2691IDR only when absolute bandwidth >300 MHz is required and disable control is unnecessary. |
| LMH6629MA/NOPB | Lower noise (2.9 nV/√Hz), but narrower bandwidth (1.5 GHz GBW vs. 300 MHz) and no integrated disable pins. | Higher cost and no SO-14 disable-capable footprint; requires external enable circuitry for power management. | Choose LMH6629MA/NOPB only for ultra-low-noise preamp stages where disable functionality is implemented externally. |
Compared with OPA2690I-14DRG4, OPA2691IDR trades disable control and CMRR for higher bandwidth, while LMH6629MA/NOPB offers lower noise but adds design complexity for power gating - making OPA2690I-14DRG4 the optimal choice for space-constrained, power-aware ADC driver applications.
Availability
OPA2690I-14DRG4 is available at Aetrix Electronics and suitable for high-speed data acquisition, video signal routing, and xDSL line card designs requiring stable component supply, consistent parametric performance across temperature, and long-term industrial lifecycle support.
Supply support for OPA2690I-14DRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in high-performance op amp design and manufacturing.
The OPA2690I-14DRG4 belongs to TI's OPAx690 family of wideband voltage-feedback op amps, engineered specifically for demanding signal chain applications including ADC drivers, video line drivers, and high-speed imaging where bandwidth, output drive, and power efficiency must coexist.
FAQ
What supply voltages does the OPA2690I-14DRG4 support?
The OPA2690I-14DRG4 operates from ±2.5V to ±6V dual supply or +5V to +12V single supply. At +5V, it delivers 190mA output current with 150MHz bandwidth and 2VPP output swing - confirmed in TI SBOS238G Figure 37 and Electrical Characteristics tables. Its flexible supply range eliminates need for auxiliary rails in portable instrumentation.
Does the OPA2690I-14DRG4 support true rail-to-rail input or output?
No - the OPA2690I-14DRG4 is not rail-to-rail. With ±5V supply, input common-mode range is ±3.5V (1.5V headroom), and output swing is ±4.0V into no load. On +5V supply, output swings from 1.0V to 4.0V (1V headroom to each rail), as specified in the +5V Electrical Characteristics table. This minimal headroom enables robust single-supply operation without rail-to-rail complexity.
How does the disable function work on the OPA2690I-14DRG4?
The OPA2690I-14DRG4 features two independent disable pins (DIS A and DIS B) on pins 3 and 5. Pulling either pin below 1.5V disables its respective channel, reducing supply current to <200 µA/ch and placing the output in high-impedance state. Enable time is 25 ns and disable time is 200 ns - verified in SBOS238G Table 1 under DISABLE section.
Can the OPA2690I-14DRG4 drive a 50Ω load directly?
Yes - the OPA2690I-14DRG4 delivers ±190mA per channel and maintains 150MHz bandwidth into 100Ω loads. For 50Ω, it sustains >120mA drive with 140MHz bandwidth (G = +2, +5V supply). TI recommends series output resistors (e.g., 402Ω) for 50Ω source termination, as shown in Figure 36 and Figure 37 of SBOS238G.
What is the thermal resistance of the OPA2690I-14DRG4 in SO-14 package?
The OPA2690I-14DRG4 in SO-14 (D) package has a junction-to-ambient thermal resistance (θJA) of 150°C/W, as specified in the Thermal Characteristics table of SBOS238G. This value assumes standard JEDEC 2-layer board conditions; actual performance improves with copper pour and thermal vias under the exposed pad.
OPA2690I-14DRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Amplifier Type:
- Voltage Feedback
- Number of Circuits:
- 2
- Output Type:
- -
- Slew Rate:
- 1800V/µs
- Gain Bandwidth Product:
- 300 MHz
- -3db Bandwidth:
- 500 MHz
- Current - Input Bias:
- 5 µA
- Voltage - Input Offset:
- 1 mV
- Current - Supply:
- 11mA (x2 Channels)
- Current - Output / Channel:
- 190 mA
- Voltage - Supply Span (Min):
- 5 V
- Voltage - Supply Span (Max):
- 12 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
OPA2690I-14DRG4 FAQ
1.How can I place an order for OPA2690I-14DRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for OPA2690I-14DRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OPA2690I-14DRG4 reliable?
The price and inventory of OPA2690I-14DRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA2690I-14DRG4 is usually 5 days.
3.What payment methods are accepted for OPA2690I-14DRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA2690I-14DRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OPA2690I-14DRG4?
OPA2690I-14DRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OPA2690I-14DRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OPA2690I-14DRG4?
For technical support, including OPA2690I-14DRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA2690I-14DRG4 requirements.
6.How does Aetrix verify that OPA2690I-14DRG4 is sourced from the original manufacturer or authorized distributors?
All OPA2690I-14DRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA2690I-14DRG4 meets industry standards.
7.What is the process for return or replacement of OPA2690I-14DRG4?
All OPA2690I-14DRG4 units undergo pre-shipment inspection (PSI). If there is an issue with OPA2690I-14DRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OPA2690I-14DRG4 part is unused and in its original packaging.
Return procedure for OPA2690I-14DRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OPA2690I-14DRG4 Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
