Texas Instruments OPA2726AIDGST
- Part No.:
- OPA2726AIDGST
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
OPA2726AIDGST.pdf
- Description:
- IC CMOS 2 CIRCUIT 10VSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,165
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OPA2726AIDGST from Texas Instruments is a dual, rail-to-rail output, high-speed precision operational amplifier with shutdown control, designed for driving 16-bit ADCs and transimpedance applications. It delivers 20MHz gain-bandwidth, 30V/µs slew rate, 6nV/√Hz input voltage noise at 100kHz, ±2V to ±6V or +4V to +12V supply operation, and 150mV rail-to-rail output swing under light loads - enabling high-fidelity signal conditioning in optical networking and test equipment.
For engineers reviewing the OPA2726AIDGST datasheet, OPA2726AIDGST pinout, OPA2726AIDGST application, or OPA2726AIDGST equivalent, key selection criteria include its dual-channel shutdown capability (6µA/ch), fast 450ns 0.01% settling time, low 200pA max input bias current, CMRR >84dB over temperature, and MSOP-10 package compatibility with space-constrained analog front-ends.
Technical Context
The OPA2726AIDGST employs a proprietary 12V analog CMOS process with a patented output stage to achieve 20MHz GBW and 30V/µs slew rate while maintaining <200pA input bias current and 6nV/√Hz noise at 100kHz. Its dual-channel architecture supports independent enable control via DGND-referenced logic inputs.
Rail-to-rail output is realized using a class AB common-source stage, delivering 150mV (A-side) / 175mV (B-side) swing from rails into 100kΩ loads with AOL >110dB. Input common-mode range extends from V− to (V+) − 2V, with CMRR maintained at ≥84dB across −40°C to +125°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain-Bandwidth Product | 20MHz - enables stable unity-gain buffering and closed-loop bandwidth up to 20MHz for high-speed signal paths. |
| Slew Rate | 30V/µs - supports full-scale 5V step response within 167ns, critical for driving fast 16-bit ADCs like ADS8342. |
| Input Voltage Noise | 6nV/√Hz at 100kHz - minimizes noise amplification in wideband transimpedance amplifiers with photodiode capacitance. |
| Supply Range | +4V to +12V or ±2V to ±6V - allows flexible single- or dual-supply deployment in portable audio and industrial control systems. |
| Shutdown Current | 6µA per channel - reduces system power by >99% versus active mode (5.5mA/ch), ideal for battery-powered instrumentation. |
| Output Swing | 175mV from rail (100kΩ load) - maximizes dynamic range in 12V systems while preserving linearity (AOL >110dB). |
| Settling Time | 450ns to 0.01% (±6V, 5V step) - meets timing budget for 250kSPS 16-bit ADC acquisition windows. |
Pinout & Package
OPA2726AIDGST is packaged in a 10-pin MSOP (DGS) with exposed thermal pad, optimized for thermal performance (θJA = 150°C/W) and PCB area efficiency in dense analog layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - V+ | Positive supply rail | Accepts +4V to +12V or +6V max in dual-supply; bypass with 1nF ceramic + 1µF tantalum. |
| 2 - OUT B | Channel B output | Rail-to-rail output capable of sourcing/sinking 40mA; swing limited to 175mV from rails under 100kΩ load. |
| 3 - −IN B | Channel B inverting input | High-impedance CMOS input (10¹¹Ω || 4pF); protected by ESD diodes clamped to rails. |
| 4 - +IN B | Channel B non-inverting input | Same impedance and protection as −IN B; common-mode range includes ground and extends to (V+) − 2V. |
| 5 - Enable | Shutdown control input | DGND-referenced logic input; device active when > VDGND + 2V, disabled when < VDGND + 0.8V. |
| 6 - OUT A | Channel A output | Independent rail-to-rail output with identical specs to OUT B; supports dual-path signal processing. |
| 7 - −IN A | Channel A inverting input | Electrically isolated from Channel B; enables dual transimpedance or dual-filter configurations. |
| 8 - +IN A | Channel A non-inverting input | Matches −IN A specs; supports differential input stages or independent sensor buffering. |
| 9 - V− | Negative supply rail | Accepts 0V (single-supply) or −2V to −6V (dual-supply); must be decoupled identically to V+. |
| 10 - DGND | Enable reference voltage | Reference point for Enable pin logic threshold; connect to system ground in dual-supply designs to avoid level-shifting. |
Key Features
| Feature | Design Value |
|---|---|
| Fast 16-bit settling | 450ns to 0.01% ensures full accuracy before 250kSPS ADC acquisition window closes. |
| Rail-to-rail output | 175mV swing from rails into 100kΩ preserves >97% of 12V dynamic range for high-resolution digitization. |
| Low input bias current | <200pA enables accurate transimpedance gain with 10MΩ+ feedback resistors in optical monitoring. |
| Shutdown mode | 6µA/ch quiescent current allows power gating of unused channels without PCB layout changes. |
| High PSRR/CMRR | ≥84dB over −40°C to +125°C rejects supply ripple and common-mode interference in noisy industrial environments. |
Applications
| Optical Networking Transimpedance Amplifier | A/D Converter Buffering |
|---|---|
Use Scenario: Converting photocurrent from PIN photodiodes in 10Gbps ONET receivers with minimal noise and distortion. IC Role / Device Role / Timing Role: Dual-channel transimpedance amplifier with one channel dedicated to signal path and second to reference or monitoring. Use Value: 6nV/√Hz noise at 100kHz and <200pA bias current maintain SNR >72dB across 10MHz bandwidth while rejecting ambient EMI. | Use Scenario: Driving ADS8342 16-bit, 250kSPS parallel-output ADC in precision data acquisition systems. IC Role / Device Role / Timing Role: Single-ended buffer isolating ADC input capacitance and charge injection during sample-and-hold transitions. Use Value: 450ns 0.01% settling guarantees full 16-bit accuracy within 600ns acquisition window, eliminating post-conversion correction. |
| Active Filter Design | Portable Audio Line Driver |
Use Scenario: Implementing 4-pole Butterworth low-pass filters (e.g., Figure 7) for anti-aliasing or tone control in test equipment. IC Role / Device Role / Timing Role: Dual op-amp core providing gain, phase margin control, and rail-to-rail output swing in Sallen-Key topology. Use Value: 20MHz GBW and 30V/µs slew rate support filter cutoffs up to 50kHz with <0.0003% THD+N at 1kHz for measurement-grade fidelity. | Use Scenario: Output line driver in battery-powered audio analyzers requiring low distortion and extended battery life. IC Role / Device Role / Timing Role: Dual-channel headphone/line driver with independent shutdown for unused outputs during standby. Use Value: Shutdown reduces total system IQ from 11mA to 12µA, extending runtime by >100× while maintaining THD+N <0.0003% at 2VRMS. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual high-speed precision op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA2725AIDGKR | No shutdown function; 5.5mA/ch quiescent current; identical GBW, noise, and settling specs. | Not suitable for power-gated systems; requires external enable circuitry if shutdown needed. | Select when continuous operation is required and board space allows SOIC-8 or MSOP-8 without enable pins. |
| OPA2837IRUGR | Higher 105MHz GBW, 135V/µs slew rate, but 12nV/√Hz noise at 10kHz and no rail-to-rail output. | Better for >10MHz small-signal amplification; unsuitable for single-supply 0–5V signal chains due to output headroom limits. | Select when bandwidth >50MHz is mandatory and noise below 10kHz is secondary to speed. |
Compared with OPA2725AIDGKR, OPA2726AIDGST adds integrated shutdown with no pin-count penalty, while OPA2837IRUGR trades rail-to-rail output and low noise for extreme bandwidth - making OPA2726AIDGST optimal for precision 16-bit ADC interfaces where power efficiency and DC-coupled dynamic range are critical.
Availability
OPA2726AIDGST is available at Aetrix Electronics and suitable for optical networking transceivers, high-accuracy data acquisition systems, portable test instruments, and industrial process controllers requiring stable component supply across extended temperature ranges.
Supply support for OPA2726AIDGST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in precision amplifiers, data converters, and power management ICs.
The OPA725/726 family was engineered for high-fidelity analog signal conditioning in 16-bit data acquisition, optical sensing, and communication infrastructure - emphasizing low noise, fast settling, and robust rail-to-rail operation across −40°C to +125°C.
FAQ
What is the maximum operating supply voltage for OPA2726AIDGST?
The absolute maximum supply voltage for OPA2726AIDGST is +13.2V on V+, with recommended operation from +4V to +12V (single-supply) or ±2V to ±6V (dual-supply). Exceeding +13.2V risks permanent damage per Absolute Maximum Ratings. Operation at +12V maintains full specification compliance across −40°C to +125°C, including 20MHz GBW and 30V/µs slew rate.
How does the Enable pin interface work on OPA2726AIDGST?
The Enable pin on OPA2726AIDGST is referenced to the DGND pin, not ground or supply rails. The amplifier activates when Enable voltage exceeds DGND + 2V and shuts down when below DGND + 0.8V. DGND can be tied to system ground in dual-supply designs, enabling direct CMOS logic control without level shifters - a key advantage over non-DGND-referenced shutdown op amps.
Can OPA2726AIDGST drive capacitive loads without instability?
Yes, OPA2726AIDGST is unity-gain stable and can drive ≥20pF loads as specified. For larger capacitive loads (e.g., >100pF), inserting a 10Ω–20Ω series resistor inside the feedback loop - as shown in TI's Figure 3 - suppresses ringing while preserving DC accuracy. Stability is gain-dependent: higher closed-loop gains improve capacitive load tolerance per the Small-Signal Overshoot vs Capacitive Load curve.
What is the input common-mode voltage range of OPA2726AIDGST?
The input common-mode voltage range of OPA2726AIDGST extends from V− to (V+) − 2V, fully including ground in single-supply operation. CMRR remains ≥84dB across this range at −40°C to +125°C, and improves to ≥94dB when VCM stays within V− to (V+) − 3V - critical for precision instrumentation where input offsets must remain stable over wide signal excursions.
Is OPA2726AIDGST suitable for transimpedance amplifier designs with photodiodes?
Yes, OPA2726AIDGST is explicitly optimized for transimpedance applications: its <200pA input bias current avoids gain error with high-value feedback resistors (e.g., 10MΩ), 6nV/√Hz noise at 100kHz minimizes amplified photodiode capacitance effects, and rail-to-rail output accommodates single-supply zero-reference designs. TI Application Bulletin SBOA055 confirms its use in dual- and single-supply photodiode circuits.
OPA2726AIDGST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- CMOS
- Number of Circuits:
- 2
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 30V/µs
- Gain Bandwidth Product:
- 20 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 30 pA
- Voltage - Input Offset:
- 1.5 mV
- Current - Supply:
- 4.3mA (x2 Channels)
- Current - Output / Channel:
- 40 mA
- Voltage - Supply Span (Min):
- 3.5 V
- Voltage - Supply Span (Max):
- 12 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSSOP
OPA2726AIDGST FAQ
1.How can I place an order for OPA2726AIDGST through Aetrix?
Please submit a Request for Quotation (RFQ) for OPA2726AIDGST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OPA2726AIDGST reliable?
The price and inventory of OPA2726AIDGST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA2726AIDGST is usually 5 days.
3.What payment methods are accepted for OPA2726AIDGST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA2726AIDGST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OPA2726AIDGST?
OPA2726AIDGST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OPA2726AIDGST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OPA2726AIDGST?
For technical support, including OPA2726AIDGST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA2726AIDGST requirements.
6.How does Aetrix verify that OPA2726AIDGST is sourced from the original manufacturer or authorized distributors?
All OPA2726AIDGST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA2726AIDGST meets industry standards.
7.What is the process for return or replacement of OPA2726AIDGST?
All OPA2726AIDGST units undergo pre-shipment inspection (PSI). If there is an issue with OPA2726AIDGST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OPA2726AIDGST part is unused and in its original packaging.
Return procedure for OPA2726AIDGST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OPA2726AIDGST Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
