My Inquiry
My Account
Texas Instruments OPA2990SIRUGR
- Part No.:
- OPA2990SIRUGR
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 10-XFQFN
- Datasheet:
-
OPA2990SIRUGR.pdf
- Description:
- IC OPAMP
- Quantity:
- Payment:
- Shipping:
Inventory:2,925
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OPA2990SIRUGR from Texas Instruments is a dual-channel, 40-V rail-to-rail input/output operational amplifier with ±300 µV max offset voltage, ±0.6 µV/°C drift, and 1.1-MHz gain-bandwidth product-designed for high-precision signal conditioning in industrial motor control and data-acquisition systems.
For engineers reviewing the OPA2990SIRUGR datasheet, OPA2990SIRUGR pinout, OPA2990SIRUGR application, or OPA2990SIRUGR equivalent, this page delivers verified electrical specs, dual-channel shutdown functionality, X2QFN-10 package details, and real-world use cases in multiplexed analog front-ends and high-side current sensing.
Technical Context
The OPA2990SIRUGR implements a complementary input stage enabling rail-to-rail common-mode and differential input voltage range up to supply rails, supporting MUX-friendly operation and open-loop comparator use. Its 4.5 V/µs slew rate and 115 dB CMRR ensure stability in noisy industrial environments.
Each channel features independent shutdown (SHDN1/SHDN2) with logic-low enable, allowing dynamic power management without external circuitry. The device operates across ±1.35 V to ±20 V or 2.7 V to 40 V supplies and is specified from –40°C to +125°C for extended temperature reliability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.7 V to 40 V (or ±1.35 V to ±20 V): supports single-supply 3.3 V/5 V/24 V and dual-supply ±15 V industrial rails. |
| Input Offset Voltage | ±0.3 mV (max): enables sub-0.1% error in 12-bit+ precision measurement paths without trimming. |
| Offset Drift | ±0.6 µV/°C (typ): ensures <1 µV total drift over 0–100°C ambient, critical for uncalibrated sensor interfaces. |
| Gain-Bandwidth Product | 1.1 MHz: sufficient for anti-aliasing filtering at ≤100 kHz sampling rates in SAR ADC drivers. |
| Slew Rate | 4.5 V/µs: allows full-scale 10 V step response within 2.2 µs, supporting fast transient detection in protection circuits. |
| Quiescent Current | 120 µA per amplifier: enables dual-channel operation below 250 µA total, ideal for low-power remote I/O modules. |
| CMRR | 115 dB (min at 40 V): rejects >3000:1 common-mode noise-e.g., suppresses 1 V ripple on 3.3 V reference by 30 µV. |
Pinout & Package
X2QFN-10 package (2.0 mm × 1.5 mm, 0.4 mm pitch), thermally enhanced with exposed pad connected to V– for improved power dissipation in compact layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | V– | Negative supply rail; also connects to thermal pad for junction-to-board conduction path. |
| 2 | SHDN1 | Active-high shutdown control for Channel 1: logic high disables output, reduces IQ to <1 µA. |
| 3 | SHDN2 | Active-high shutdown control for Channel 2: independent of SHDN1 for selective channel gating. |
| 4 | IN2+ | Noninverting input, Channel 2: accepts signals up to V+ rail, enabling high-side current sense amplification. |
| 5 | IN2– | Inverting input, Channel 2: differential pair with IN2+ supports true rail-to-rail input common-mode range. |
| 6 | OUT2 | Output, Channel 2: rail-to-rail swing (≤60 mV from rail at 10 kΩ load) preserves dynamic range in low-voltage systems. |
| 7 | V+ | Positive supply rail: supports up to 40 V, enabling direct interface with 24 V industrial buses. |
| 8 | OUT1 | Output, Channel 1: independently buffered output for dual-path signal chains (e.g., simultaneous ADC driver + reference buffer). |
| 9 | IN1– | Inverting input, Channel 1: matched to IN1+ for precision differential gain stages with <0.1% gain error. |
| 10 | IN1+ | Noninverting input, Channel 1: MUX-friendly-accepts inputs beyond rails when used as comparator with hysteresis. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail input and output | Enables full utilization of supply headroom in 3.3 V and 24 V systems-no level-shifting required for sensor interfacing. |
| MUX-friendly/comparator inputs | Allows direct connection to analog multiplexer outputs or use as precision comparator without external clamping diodes. |
| Dual independent shutdown pins | Per-channel power gating reduces system standby current by >99% without disabling entire analog subsystem. |
| 78 dB EMIRR at 1.8 GHz | Rejects cellular and Wi-Fi interference in connected industrial equipment, preventing RF rectification errors in DC-coupled paths. |
| ±80 mA short-circuit current | Withstands momentary overloads (e.g., ESD-induced latch-up recovery) without damage or parameter shift. |
Applications
| Multiplexed Data Acquisition | High-Side Current Sensing |
|---|---|
|
Use Scenario: 16-channel thermocouple scanner with shared PGA and 16-bit SAR ADC. IC Role / Device Role / Timing Role: Dual OPA2990SIRUGR channels serve as anti-aliasing filter + reference buffer, rejecting 50/60 Hz line noise while maintaining 0.01% gain accuracy. Use Value: Rail-to-rail input captures full ±10 mV thermocouple span; 30 nV/√Hz noise contributes <0.5 LSB RMS noise at 100 kSPS. |
Use Scenario: Real-time phase current monitoring in 3-phase BLDC motor drive using shunt resistor on high-side leg. IC Role / Device Role / Timing Role: Single channel configured as difference amplifier with 20 V/V gain, referenced to 24 V bus. Use Value: Input common-mode range to V+ enables direct 24 V common-mode rejection; ±300 µV offset adds <0.15% full-scale error at 50 mV shunt drop. |
| Programmable Logic Controller Analog Input | ADC Driver for Precision Instrumentation |
|
Use Scenario: 4–20 mA loop receiver with HART modulation support in industrial PLC backplane module. IC Role / Device Role / Timing Role: One channel buffers 2.5 V reference; second channel conditions loop current signal before isolation barrier. Use Value: 115 dB CMRR suppresses ground-loop noise across 10 m cable runs; shutdown mode cuts channel IQ to <1 µA during HART burst transmission. |
Use Scenario: Driving ADS8860 16-bit SAR ADC in portable test equipment requiring low THD+N and fast settling. IC Role / Device Role / Timing Role: Unity-gain buffer between precision gain network and ADC input, minimizing charge kickback. Use Value: 4.5 V/µs slew rate achieves 0.01% settling in 3 µs for 2 V step; 0.00162% THD+N preserves SFDR >95 dB at 1 kHz. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel precision op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA2182IDGKR | Lower offset (±4 µV), higher cost, SOIC-8 only; no shutdown pins. | Better for metrology-grade calibration but lacks dynamic power control for battery-powered nodes. | Choose OPA2182IDGKR only if offset drift <0.1 µV/°C is mandatory and shutdown is unnecessary. |
| AD8638ARZ-REEL7 | Wider supply (up to 36 V), higher quiescent current (420 µA/channel), SOIC-8 package. | Higher power consumption limits use in thermally constrained enclosures; no rail-to-rail output swing. | Select AD8638ARZ-REEL7 only when legacy SOIC footprint compatibility outweighs efficiency and output swing requirements. |
Compared with OPA2182IDGKR and AD8638ARZ-REEL7, the OPA2990SIRUGR uniquely balances ultra-low power (120 µA/ch), rail-to-rail operation, dual shutdown, and 40 V tolerance-making it optimal for space-constrained, multi-channel industrial signal chains where dynamic power scaling and wide supply flexibility are essential.
Availability
OPA2990SIRUGR is available at Aetrix Electronics and suitable for programmable logic controllers, motor drive control modules, and high-voltage data-acquisition systems requiring stable component supply across extended temperature and long production lifecycles.
Supply support for OPA2990SIRUGR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog and embedded processing solutions for industrial, automotive, and communications markets.
The OPAx990 family was designed specifically for high-voltage, high-precision industrial signal conditioning-emphasizing rail-to-rail operation, low drift, and robust EMI immunity in harsh electromagnetic environments.
FAQ
What is the maximum supply voltage rating for the OPA2990SIRUGR?
The OPA2990SIRUGR supports a maximum supply voltage of 40 V across V+ and V– terminals, with absolute maximum ratings extending to 42 V. This allows direct integration into 24 V industrial bus systems and high-voltage sensor interfaces without external regulation or level shifting. Operation at 40 V is fully characterized across –40°C to +125°C, and the device maintains rail-to-rail input/output performance throughout its rated supply range. The OPA2990SIRUGR datasheet specifies recommended operating conditions from 2.7 V to 40 V, confirming robustness across both low- and high-voltage applications.
Does the OPA2990SIRUGR support true rail-to-rail input and output operation?
Yes, the OPA2990SIRUGR supports true rail-to-rail input and output operation. Its input common-mode voltage range extends from (V–) – 0.2 V to (V+) + 0.2 V, enabling signals to exceed supply rails by 200 mV-critical for MUX-friendly designs and comparator use. Output swing reaches within 2 mV of rails under no-load conditions and within 60 mV at 10 kΩ load (at 40 V supply). This capability eliminates level-shifting circuitry in 3.3 V, 5 V, and 24 V systems, preserving signal fidelity and simplifying PCB layout for precision analog front-ends.
How does the shutdown feature work on the OPA2990SIRUGR?
The OPA2990SIRUGR provides two independent shutdown pins-SHDN1 (pin 2) and SHDN2 (pin 3)-each controlling one amplifier channel. A logic-low voltage (≤0.2 V above V–) enables the respective channel; a logic-high voltage (≥1.1 V above V–, up to V+) disables it, reducing quiescent current to <1 µA per channel. Shutdown timing is characterized at 11 µs enable and 2.5 µs disable. This per-channel control allows selective power gating-for example, disabling Channel 2 during idle periods while keeping Channel 1 active for reference buffering-optimizing system-level power without sacrificing responsiveness.
What package type is used for the OPA2990SIRUGR and what are its thermal advantages?
The OPA2990SIRUGR uses the X2QFN-10 package (2.0 mm × 1.5 mm, 0.4 mm pitch) with an exposed thermal pad connected to V–. This construction delivers a junction-to-board thermal resistance (RθJB) of 77.7°C/W and junction-to-ambient (RθJA) of 149.6°C/W-significantly lower than SOIC-8 or TSSOP-8 alternatives. The thermal pad enables efficient heat transfer to the PCB ground plane, supporting continuous operation at full 40 V supply in compact, high-density industrial modules. Pin-compatible routing and 0.4 mm pitch allow automated assembly while maintaining thermal performance comparable to larger WSON packages.
Can the OPA2990SIRUGR be used as a comparator in open-loop configuration?
Yes, the OPA2990SIRUGR is explicitly designed for open-loop comparator use due to its MUX-friendly inputs: differential and common-mode voltage ranges extend to the supply rails, and the output remains stable without external compensation. When used as a comparator, it achieves 600 ns overload recovery time and supports hysteresis via feedback resistors. However, propagation delay and response time are not characterized in the datasheet-so for timing-critical applications, dedicated comparators (e.g., TLV3201) remain preferred. The OPA2990SIRUGR excels in precision threshold detection where DC accuracy and rail-to-rail input matter more than nanosecond-speed response.
OPA2990SIRUGR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-XFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 2
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 4.5V/µs
- Gain Bandwidth Product:
- 1.1 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 10 pA
- Voltage - Input Offset:
- 300 µV
- Current - Supply:
- 120µA (x2 Channels)
- Current - Output / Channel:
- 80 mA
- Voltage - Supply Span (Min):
- 2.7 V
- Voltage - Supply Span (Max):
- 40 V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-X2QFN (2x1.5)
OPA2990SIRUGR FAQ
1.How can I place an order for OPA2990SIRUGR through Aetrix?
Please submit a Request for Quotation (RFQ) for OPA2990SIRUGR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OPA2990SIRUGR reliable?
The price and inventory of OPA2990SIRUGR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA2990SIRUGR is usually 5 days.
3.What payment methods are accepted for OPA2990SIRUGR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA2990SIRUGR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OPA2990SIRUGR?
OPA2990SIRUGR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OPA2990SIRUGR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OPA2990SIRUGR?
For technical support, including OPA2990SIRUGR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA2990SIRUGR requirements.
6.How does Aetrix verify that OPA2990SIRUGR is sourced from the original manufacturer or authorized distributors?
All OPA2990SIRUGR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA2990SIRUGR meets industry standards.
7.What is the process for return or replacement of OPA2990SIRUGR?
All OPA2990SIRUGR units undergo pre-shipment inspection (PSI). If there is an issue with OPA2990SIRUGR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OPA2990SIRUGR part is unused and in its original packaging.
Return procedure for OPA2990SIRUGR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OPA2990SIRUGR Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
