My Inquiry
My Account
Texas Instruments OPA2991QDGKRQ1
- Part No.:
- OPA2991QDGKRQ1
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
OPA2991QDGKRQ1.pdf
- Description:
- IC OPAMP GP 2 CIRCUIT 8VSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,605
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OPA2991QDGKRQ1 from Texas Instruments is a dual-channel, AEC-Q100 Grade 1 automotive operational amplifier with rail-to-rail input and output, ±125 µV typical offset voltage, 4.5 MHz gain-bandwidth product, and 21 V/µs slew rate - deployed in high-side current sensing and HEV/EV motor control signal conditioning stages.
For engineers reviewing the OPA2991QDGKRQ1 datasheet, OPA2991QDGKRQ1 pinout, OPA2991QDGKRQ1 application, or OPA2991QDGKRQ1 equivalent, this page delivers verified electrical specs, dual-channel VSSOP-8 pin mapping, automotive-grade thermal and ESD performance data, and real-world ADAS and powertrain use cases.
Technical Context
The OPA2991QDGKRQ1 implements a MUX-friendly front-end architecture with dual NCH/PCH input stages enabling full-rail differential input voltage range (up to 40 V) and operation as comparator or open-loop amplifier. Its shutdown circuitry supports low-power state entry with 3 µs disable time and 8 µs enable time.
It features robust electromagnetic interference rejection (EMIRR > 80 dB at 1 GHz), 130 dB common-mode rejection at DC, and stable drive into 1 nF capacitive loads without external isolation resistors - critical for noisy automotive powertrain and battery management signal chains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Range | 2.7 V to 40 V single-supply or ±1.35 V to ±20 V dual-supply - supports direct integration into 12 V/24 V/48 V automotive systems without level-shifting. |
| Offset Voltage | ±125 µV typical - enables accurate sub-mV-level current sensing in shunt-based HEV/EV inverter monitoring. |
| Offset Drift | ±0.3 µV/°C - ensures <1 µV total drift over –40°C to +125°C, critical for precision sensor front-ends in engine bay environments. |
| Input Noise | 10.8 nV/√Hz at 1 kHz - preserves SNR in low-amplitude bridge sensor and thermocouple amplification paths. |
| Output Drive | ±75 mA short-circuit current - drives heavy loads like ADC reference buffers or multiplexed analog front-ends without external boost. |
| Capacitive Load Drive | 1000 pF - interfaces directly with long PCB traces or EMI filters in body electronics without stability compensation. |
| Quiescent Current | 560 µA per amplifier - balances performance and low-power requirements in always-on ADAS modules. |
Pinout & Package
DGK package: 8-pin VSSOP, 3.0 mm × 4.9 mm body, exposed pad not present, RoHS-compliant, moisture sensitivity level 2a.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1+ | Noninverting input, channel 1 | Accepts signals up to supply rails; enables rail-to-rail common-mode operation in high-side sensing configurations. |
| IN1– | Inverting input, channel 1 | Differential pair node with ±10 pA bias current - minimizes error in high-impedance sensor interfaces. |
| OUT1 | Output, channel 1 | Rail-to-rail swing with ≤10 mV headroom at no load - supports full-scale ADC input driving at 40 V supply. |
| V– | Negative (lowest) power supply | Reference for both channels; shared return path requiring low-impedance layout to avoid crosstalk. |
| IN2+ | Noninverting input, channel 2 | Independent channel input; supports dual-path signal conditioning (e.g., current + voltage feedback in OBC). |
| IN2– | Inverting input, channel 2 | Matches IN1– characteristics - ensures matched gain error and CMRR between channels. |
| OUT2 | Output, channel 2 | Simultaneous dual-output capability enables redundant sensing or differential output generation. |
| V+ | Positive (highest) power supply | Supports up to 40 V - eliminates need for external regulators in 24 V/36 V commercial vehicle applications. |
Key Features
| Feature | Design Value |
|---|---|
| MUX-friendly inputs | Operates with differential inputs up to supply rails and functions reliably in open-loop or comparator mode - reduces BOM count in multiplexed sensor arrays. |
| Rail-to-rail I/O | Input common-mode range extends (V–) – 0.1 V to (V+) + 0.1 V and output swings within 5 mV of rails at no load - maximizes dynamic range in low-voltage ADC interfaces. |
| AEC-Q100 Grade 1 | Qualified from –40°C to +125°C ambient, HBM ESD Level 2A (±2 kV), CDM Level C6 (±1 kV) - meets functional safety requirements for ASIL-B systems. |
| High EMIRR | Rejects >80 dB of RF interference up to 1 GHz - maintains accuracy in infotainment and radar proximity sensor signal chains near high-speed digital noise sources. |
| Shutdown mode | Reduces quiescent current to 30–45 µA per amplifier with 3 µs disable/8 µs enable timing - enables rapid power cycling in wake-up-triggered diagnostics. |
Applications
| High-Side Current Sensing | ADAS Radar Signal Conditioning |
|---|---|
Use Scenario: Monitoring phase current in 400 V EV inverter half-bridges using shunt resistors. IC Role / Device Role / Timing Role: Precision gain stage amplifying µV-level shunt voltage with rail-to-rail input to accommodate common-mode voltages up to 400 V. Use Value: ±125 µV offset and ±0.3 µV/°C drift ensure <0.5% full-scale error across temperature - meeting ISO 26262 ASIL-C current measurement requirements. |
Use Scenario: Amplifying low-amplitude IF signals from 77 GHz radar receivers before ADC sampling. IC Role / Device Role / Timing Role: Low-noise (10.8 nV/√Hz), wide-bandwidth (4.5 MHz) buffer rejecting EMI from nearby CAN/FlexRay buses. Use Value: 130 dB CMRR and >80 dB EMIRR at 1 GHz suppress coupling from digital subsystems - preserving signal integrity in multi-sensor fusion architectures. |
| On-Board Charger (OBC) Control Loop | Automotive Infotainment Audio Preamp |
Use Scenario: Closed-loop voltage regulation feedback in bidirectional OBC AC/DC and DC/DC stages. IC Role / Device Role / Timing Role: High-slew-rate (21 V/µs), fast-settling (1.5 µs to 0.01%) error amplifier driving PWM controllers. Use Value: 4.5 MHz GBW and 21 V/µs slew rate support >100 kHz control loop bandwidth - improving transient response during grid voltage sags. |
Use Scenario: Low-distortion preamplification of microphone and line-in signals in head unit audio subsystems. IC Role / Device Role / Timing Role: Dual-channel, low-THD+N (0.00021% at 1 kHz) gain block with rail-to-rail output driving codec inputs. Use Value: 0.00021% THD+N and 10.8 nV/√Hz noise preserve audio fidelity across 20 Hz–20 kHz - meeting OEM acoustic quality benchmarks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel, high-voltage, automotive op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM2904BQDRQ1 | Lower bandwidth (1.2 MHz), higher offset (±3000 µV), no rail-to-rail output - requires external level-shifting for 40 V systems. | Suitable for cost-sensitive body electronics where precision and speed are secondary. | Select when budget constraints outweigh need for high-accuracy current sensing or fast control loops. |
| TSV912IQDRQ1 | Higher bandwidth (12 MHz) but lower supply max (16 V), no AEC-Q100 Grade 1 rating - limited to infotainment-only use. | Applicable only in low-voltage domains (e.g., display backlight control), not powertrain or OBC. | Choose only for non-safety-critical, low-voltage signal paths where 40 V operation is unnecessary. |
Compared with LM2904BQDRQ1 and TSV912IQDRQ1, the OPA2991QDGKRQ1 uniquely combines 40 V operation, AEC-Q100 Grade 1 qualification, rail-to-rail I/O, and sub-µV/°C drift - making it the sole option for precision high-voltage automotive control loops requiring ASIL compliance.
Availability
OPA2991QDGKRQ1 is available at Aetrix Electronics and suitable for high-side current sensing, ADAS radar signal conditioning, on-board charger control loops, and infotainment audio preamplification requiring stable component supply across extended automotive temperature ranges.
Supply support for OPA2991QDGKRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for automotive, industrial, and personal electronics markets.
The OPAx991-Q1 family was designed specifically for high-voltage, precision signal conditioning in AEC-Q100 Grade 1 automotive systems - targeting HEV/EV powertrain, ADAS, and body electronics where DC accuracy, noise immunity, and thermal stability are critical.
FAQ
What is the operating temperature range for the OPA2991QDGKRQ1?
The OPA2991QDGKRQ1 is qualified per AEC-Q100 Grade 1, with specified operation from –40°C to +125°C ambient temperature. This range covers under-hood and powertrain environments in passenger vehicles and light commercial EVs. Thermal metrics such as RθJA = 176.5°C/W (DGK package) confirm its suitability for convection-cooled PCB layouts without forced airflow.
Does the OPA2991QDGKRQ1 support rail-to-rail input and output simultaneously?
Yes, the OPA2991QDGKRQ1 supports rail-to-rail input (common-mode range from V– – 0.1 V to V+ + 0.1 V) and rail-to-rail output (swing within 5 mV of rails at no load) across its full 2.7 V to 40 V supply range. This dual rail-to-rail capability enables direct interfacing with high-common-mode shunt measurements and low-headroom ADC drivers without external level-shifting circuitry.
How does the shutdown feature of the OPA2991QDGKRQ1 function?
The OPA2991QDGKRQ1 integrates a dedicated SHDN pin (not present in DGK package - enabled via internal default). In packages supporting shutdown (e.g., SOIC-8), logic low (V– to V– + 0.2 V) enables the amplifier; logic high (V– + 0.8 V to V– + 1.1 V) disables it, reducing quiescent current to 30–45 µA per channel. Disable/enable times are 3 µs and 8 µs respectively - suitable for microsecond-scale power gating in diagnostic modes.
What is the maximum capacitive load the OPA2991QDGKRQ1 can drive stably?
The OPA2991QDGKRQ1 is characterized to drive up to 1000 pF capacitive load without external compensation or isolation resistors. Phase margin remains ≥60° at 1 nF with G = +1 and RL = 10 kΩ, per Figure 5-29 in the datasheet. This allows direct connection to long traces, EMI filters, or ADC input capacitors in automotive harnesses without stability risk.
Is the OPA2991QDGKRQ1 pin-compatible with other members of the OPAx991-Q1 family?
No - the OPA2991QDGKRQ1 (dual-channel, VSSOP-8 DGK) has a different pinout than the single-channel OPA991-Q1 (SOT-23-5/6) or quad-channel OPA4991-Q1 (SOIC-14/TSSOP-14). Pin assignments for IN1+/IN1–/OUT1/V–/IN2+/IN2–/OUT2/V+ are fixed per DGK mechanical drawing and are not shared across package variants. PCB layout must be specific to DGK footprint.
OPA2991QDGKRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 2
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 21V/µs
- Gain Bandwidth Product:
- 4.5 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 10 pA
- Voltage - Input Offset:
- 125 µV
- Current - Supply:
- 560µA (x2 Channels)
- Current - Output / Channel:
- 75 mA
- Voltage - Supply Span (Min):
- 2.7 V
- Voltage - Supply Span (Max):
- 40 V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-VSSOP
OPA2991QDGKRQ1 FAQ
1.How can I place an order for OPA2991QDGKRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for OPA2991QDGKRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OPA2991QDGKRQ1 reliable?
The price and inventory of OPA2991QDGKRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA2991QDGKRQ1 is usually 5 days.
3.What payment methods are accepted for OPA2991QDGKRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA2991QDGKRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OPA2991QDGKRQ1?
OPA2991QDGKRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OPA2991QDGKRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OPA2991QDGKRQ1?
For technical support, including OPA2991QDGKRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA2991QDGKRQ1 requirements.
6.How does Aetrix verify that OPA2991QDGKRQ1 is sourced from the original manufacturer or authorized distributors?
All OPA2991QDGKRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA2991QDGKRQ1 meets industry standards.
7.What is the process for return or replacement of OPA2991QDGKRQ1?
All OPA2991QDGKRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with OPA2991QDGKRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OPA2991QDGKRQ1 part is unused and in its original packaging.
Return procedure for OPA2991QDGKRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OPA2991QDGKRQ1 Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
