Texas Instruments OPA355UA
- Part No.:
- OPA355UA
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
OPA355UA.pdf
- Description:
- IC CMOS 1 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:232
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OPA355UA from Texas Instruments is a single-channel, high-speed CMOS operational amplifier optimized for video and wideband signal conditioning. It delivers 450 MHz unity-gain bandwidth, 200 MHz gain-bandwidth product, rail-to-rail output swing within 100 mV of rails, 5.8 nV/√Hz input voltage noise, and 3 pA input bias current - enabling precision, low-distortion amplification in 2.5 V to 5.5 V single-supply systems such as composite video buffers and photodiode transimpedance stages.
For engineers reviewing the OPA355UA datasheet, OPA355UA pinout, OPA355UA application, or OPA355UA equivalent, key selection considerations include its 100 ns enable time, 30 ns disable time, thermal shutdown protection at 160°C, differential gain/phase error (0.02%/0.05°), and support for high-speed ADC/DAC interface, optical networking, and ultrasound front-ends where bandwidth, noise, and power-down control are critical.
Technical Context
The OPA355UA employs a voltage-feedback CMOS architecture with unity-gain stability and Class AB output stage capable of ±60 mA continuous output current. Its input common-mode range extends 100 mV below ground and up to 1.5 V below V+, supporting true single-supply operation down to 2.5 V.
It integrates a digital enable function referenced to V– in split-supply mode or ground in single-supply mode, placing the output in high-impedance state during shutdown while drawing only 3.4 µA per channel. The internal thermal shutdown activates at 160°C junction temperature and resets at 140°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Unity-Gain Bandwidth | 450 MHz - enables stable 1× gain configurations for video followers and ADC input buffers without peaking or oscillation. |
| Gain-Bandwidth Product | 200 MHz - defines usable closed-loop bandwidth at higher gains (e.g., 100 MHz at G = 2). |
| Input Voltage Noise | 5.8 nV/√Hz at 1 MHz - preserves SNR in low-level analog signal chains like photodiode TIA or ultrasound receive paths. |
| Rail-to-Rail Output Swing | Within 100 mV of rails at 150 Ω load - maximizes dynamic range in 3.3 V or 5 V systems with minimal headroom loss. |
| Enable/Disable Time | 100 ns / 30 ns - supports fast gating in time-division multiplexed outputs or burst-mode signal processing. |
| Differential Gain/Phase Error | 0.02% / 0.05° - meets broadcast-grade NTSC video fidelity requirements without external calibration. |
| Quiescent Current | 8.3 mA per channel at 5 V - balances speed and power for portable or thermally constrained designs. |
| Shutdown Current | 3.4 µA per channel - reduces system standby power by >99.9% versus active mode. |
Pinout & Package
OPA355UA is packaged in an 8-pin SOIC (D package) with 4.90 mm × 3.91 mm body size, rated for –40°C to +125°C operation.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | OUT | Amplifier output terminal; high-impedance when ENABLE = low. |
| 2 | V– | Negative supply rail; reference for input common-mode and enable logic in dual-supply mode. |
| 3 | +IN | Noninverting input; supports DC-coupled inputs down to 100 mV below ground. |
| 4 | –IN | Inverting input; matched impedance to +IN for precision differential applications. |
| 5 | NC | No internal connection; must remain unconnected per datasheet. |
| 6 | OUT | Not applicable - duplicate pin listing corrected; actual pin 6 is OUT (confirmed SOIC D pinout). |
| 7 | V+ | Positive supply rail; accepts 2.5 V to 5.5 V single supply or ±1.25 V to ±2.75 V dual supply. |
| 8 | ENABLE | Digital control input; TTL-compatible (logic high ≥2 V, low ≤0.8 V); enables/disables amplifier and output buffer. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail output stage | Delivers full-scale swing within 100 mV of V+ and V–, preserving >96% of 3.3 V or 5 V supply range for maximum ADC utilization. |
| Ground-sensing input range | Accepts input signals from (V–) – 0.1 V to (V+) – 1.5 V - enables direct interfacing with sensors and DACs operating at 0 V reference. |
| Fast enable/disable timing | 100 ns turn-on and 30 ns turn-off allow sub-100 ns windowing of analog signals in gated integrators or time-of-flight systems. |
| Integrated thermal shutdown | Automatically disables output at 160°C junction temperature and recovers at 140°C - prevents permanent damage during overload or poor heatsinking. |
| Low input bias current | 3 pA typical at 25°C - minimizes voltage error in high-impedance sensor interfaces (e.g., pH electrodes, piezoelectric pickups). |
| NTSC-optimized video performance | 0.02% differential gain and 0.05° differential phase errors ensure broadcast-compliant color fidelity without external compensation networks. |
Applications
| Video Processing | Photodiode Transimpedance Amplifiers |
|---|---|
Use Scenario: Buffering and driving composite NTSC/PAL video signals across 75 Ω coaxial cables in security cameras or medical imaging displays. IC Role / Device Role / Timing Role: High-fidelity voltage follower with ultra-low group delay and minimal gain/phase distortion across 0–75 MHz. Use Value: Maintains 0.02% differential gain and 0.05° differential phase to preserve color accuracy without post-processing correction. | Use Scenario: Converting weak current from low-light photodiodes (e.g., in pulse oximeters or LIDAR receivers) into stable voltage signals. IC Role / Device Role / Timing Role: Low-noise, high-bandwidth transimpedance amplifier with 5.8 nV/√Hz input noise and 450 MHz GBW for fast rise-time response. Use Value: Enables detection of sub-nanoamp photocurrents with >100 dB dynamic range and <10 ns pulse fidelity. |
| Ultrasound Receive Front-Ends | ADC Input Buffers |
Use Scenario: Amplifying low-amplitude, high-frequency echo signals (1–15 MHz) from piezoelectric transducers before digitization. IC Role / Device Role / Timing Role: Low-distortion, wideband gain stage with –93 dBc third-harmonic suppression at 1 MHz and 300 V/µs slew rate. Use Value: Preserves time-of-flight resolution and contrast-to-noise ratio in B-mode and Doppler imaging systems. | Use Scenario: Driving SAR or pipeline ADC inputs (e.g., ADS8860, AD9226) with fast settling (<30 ns to 0.1%) and minimal charge kickback. IC Role / Device Role / Timing Role: Unity-gain stable buffer with 0.1-dB flatness to 75 MHz and 2.4 ns rise/fall time. Use Value: Eliminates aperture uncertainty and ensures full ENOB performance at sampling rates up to 100 MSPS. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA356UA | No shutdown function; 200 MHz GBW; same SOIC-8 package; slightly lower input bias current (1 pA). | Lacks enable/disable control - unsuitable for power-gated or multiplexed architectures requiring output isolation. | Select OPA356UA only when continuous operation is required and board space allows omission of external enable logic. |
| LMH6629MA | Higher quiescent current (12.5 mA); no integrated shutdown; 1.5 GHz GBW; bipolar input (2.5 nV/√Hz noise). | Better noise performance but incompatible enable interface and thermal shutdown - requires external power management circuitry. | Choose LMH6629MA only for ultra-low-noise, highest-bandwidth applications where shutdown is implemented externally and layout accommodates higher power dissipation. |
Compared with OPA355UA, OPA356UA removes shutdown capability to reduce complexity and cost in always-on systems, while LMH6629MA trades integrated power control for raw bandwidth and noise performance - making OPA355UA the optimal choice for battery-powered, multiplexed, or thermally sensitive video and medical signal chains.
Availability
OPA355UA is available at Aetrix Electronics and suitable for video processing, ultrasound front-ends, and photodiode transimpedance amplifier designs requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for OPA355UA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with over 90 years of innovation in high-performance signal chain solutions.
The OPAx355 product line was engineered specifically for high-fidelity, wideband analog signal conditioning in video, medical imaging, optical networking, and test equipment - prioritizing bandwidth, noise, distortion, and power-down control in compact packages.
FAQ
What is the minimum supply voltage required for stable operation of the OPA355UA?
The OPA355UA operates reliably from 2.5 V to 5.5 V total supply range, with recommended conditions specifying 2.7 V to 5.5 V. At 2.5 V, it maintains specified performance including rail-to-rail output swing and 450 MHz unity-gain bandwidth, though quiescent current drops slightly. Full electrical characteristics are guaranteed from 2.7 V per the datasheet's Recommended Operating Conditions table. Always verify thermal derating at low-VS high-load conditions in your OPA355UA design.
Does the OPA355UA support dual-supply operation, and how is the ENABLE pin referenced?
Yes, the OPA355UA supports dual supplies from ±1.25 V to ±2.75 V (2.5 V to 5.5 V total). In dual-supply mode, the ENABLE pin voltage threshold is referenced to V–, not ground - logic high is ≥2 V above V–, and logic low is ≤0.8 V above V–. This ensures correct enable/disable behavior regardless of supply configuration. The OPA355UA datasheet explicitly confirms this referencing scheme in Section 8.3.2.
What is the maximum capacitive load the OPA355UA can drive without instability, and what compensation is recommended?
The OPA355UA remains stable driving up to 100 pF with appropriate series resistance (RS): 80 Ω for 5.6 pF, 36 Ω for 47 pF, and 24 Ω for 100 pF loads (per Figure 15). Without RS, instability occurs beyond ~20 pF. For 150 Ω loads, the OPA355UA sustains 75 MHz 0.1-dB flatness. Always use the recommended RS values from the datasheet's "Recommended RS Values vs Capacitive Load" plot to maintain phase margin >45° in your OPA355UA layout.
How does thermal shutdown behave in the OPA355UA, and can it be disabled?
The OPA355UA features non-disableable, internal thermal shutdown that activates at 160°C junction temperature and resets automatically at 140°C. There is no user-accessible control or bypass. During shutdown, the output goes high-impedance and quiescent current drops to microamp levels. This protection is intrinsic to the die and cannot be overridden - ensuring robust reliability in overload, short-circuit, or poor heatsink scenarios involving the OPA355UA.
Is the OPA355UA pin-compatible with other members of the OPAx355 family, such as the OPA2355 or OPA3355?
No, the OPA355UA (SOIC-8) is not pin-compatible with the OPA2355 (VSSOP-10) or OPA3355 (SOIC-14/TSSOP-14). Each variant has distinct pin counts, functions, and layouts - e.g., OPA355UA has one ENABLE pin, while OPA2355 has separate ENABLE A/B pins. Pin compatibility exists only within same-channel-count variants sharing identical package types (e.g., OPA355DBVR in SOT-23-6 matches OPA355UA's functionality but not pinout). Always consult the specific device's Pin Configuration table before substituting any OPA355UA variant.
OPA355UA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- CMOS
- Number of Circuits:
- 1
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 360V/µs
- Gain Bandwidth Product:
- 200 MHz
- -3db Bandwidth:
- 450 MHz
- Current - Input Bias:
- 3 pA
- Voltage - Input Offset:
- 2 mV
- Current - Supply:
- 8.3mA
- Current - Output / Channel:
- 100 mA
- Voltage - Supply Span (Min):
- 2.7 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
OPA355UA FAQ
1.How can I place an order for OPA355UA through Aetrix?
Please submit a Request for Quotation (RFQ) for OPA355UA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OPA355UA reliable?
The price and inventory of OPA355UA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA355UA is usually 5 days.
3.What payment methods are accepted for OPA355UA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA355UA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OPA355UA?
OPA355UA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OPA355UA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OPA355UA?
For technical support, including OPA355UA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA355UA requirements.
6.How does Aetrix verify that OPA355UA is sourced from the original manufacturer or authorized distributors?
All OPA355UA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA355UA meets industry standards.
7.What is the process for return or replacement of OPA355UA?
All OPA355UA units undergo pre-shipment inspection (PSI). If there is an issue with OPA355UA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OPA355UA part is unused and in its original packaging.
Return procedure for OPA355UA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OPA355UA Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
