My Inquiry
My Account
Texas Instruments OPA3691IDR
- Part No.:
- OPA3691IDR
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
OPA3691IDR.pdf
- Description:
- IC OPAMP CFA 3 CIRCUIT 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,893
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OPA3691IDR from Texas Instruments is a triple-channel, current-feedback operational amplifier optimized for wideband video and high-speed analog signal conditioning. It delivers 280MHz unity-gain bandwidth, 2100V/µs slew rate, ±4.0V output swing (±5V supply), and 190mA output current per channel - enabling RGB line driving, ADC buffering, and broadband video applications with single +5V or dual ±5V operation.
For engineers reviewing the OPA3691IDR datasheet, OPA3691IDR pinout, OPA3691IDR application, or OPA3691IDR equivalent, key selection criteria include its current-feedback architecture's gain-independent bandwidth, low 5.1mA/ch quiescent current, integrated disable control (150µA/ch disabled), and SO-16 package compatibility with high-density PCB layouts.
Technical Context
The OPA3691IDR employs a current-feedback topology where bandwidth remains stable across gains (e.g., 280MHz at G = +1, 190MHz at G = +2), unlike voltage-feedback amplifiers. Its transimpedance gain (ZOL) is 225kΩ min at ±5V, with inverting input resistance of 37Ω and noninverting input impedance of 100kΩ || 2pF.
It features a high-slew-rate output stage delivering ±190mA into 100Ω while maintaining < ±50mV turn-on/off glitches and 70dB off-isolation. The disable function operates with TTL-compatible thresholds (enable ≥3.3V, disable ≤1.8V) and 25ns enable / 400ns disable timing, supporting power-gated multi-channel systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Small-Signal Bandwidth (G = +1) | 280MHz - enables full NTSC/PAL video bandwidth and >100MHz digital signal reconstruction without gain-dependent roll-off. |
| Slew Rate | 2100V/µs - supports clean 5VPP step response in <2ns, critical for high-fidelity imaging and fast-settling ADC drivers. |
| Output Current (per channel) | ±190mA - drives 75Ω video lines, 100Ω ADC inputs, or parallel loads without external buffers. |
| Supply Current (quiescent) | 5.1mA/ch - achieves ultra-low power for triple-channel operation (15.3mA total), reducing thermal load in compact enclosures. |
| Disable Current | 150µA/ch - cuts total supply current to <500µA for all three channels, enabling dynamic power scaling in portable instruments. |
| Input Voltage Noise | 1.7nV/√Hz - preserves SNR in low-level signal paths such as wideband instrumentation amplifiers and sensor front-ends. |
| Differential Gain/Phase Error | 0.07%/0.02° - meets broadcast-grade video fidelity requirements for RGB and composite video routing. |
Pinout & Package
OPA3691IDR is packaged in a 16-pin SOIC (SO-16) surface-mount package with standard 1.27mm pitch, compatible with automated assembly and IPC-7351B footprint D_300X100N.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1, 5, 9 | –IN A/B/C | Inverting inputs for each of three independent current-feedback amplifier channels. |
| 2, 6, 10 | +IN A/B/C | Noninverting inputs; high-impedance (100kΩ || 2pF) node for precision biasing and signal injection. |
| 3, 7, 11 | DIS A/B/C | Active-low disable control per channel; open or HIGH enables operation; LOW disables output (Hi-Z) and reduces supply current. |
| 4, 12 | +VS / –VS | Power supply pins shared across all channels; supports ±2.5V to ±6V dual or +5V to +12V single-supply operation. |
| 8, 13, 16 | OUT A/B/C | High-current outputs capable of ±190mA sourcing/sinking into 100Ω loads with <0.1% settling in 12ns. |
| 14, 15 | No Connect | Internally unused; must be left floating per TI design guidelines to avoid parasitic coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Unity-gain stable current-feedback architecture | Eliminates gain-bandwidth trade-off: 280MHz at G = +1 and 190MHz at G = +2 on +5V supply - ideal for fixed-gain video buffers and ADC drivers. |
| Wide single-supply operation (+5V to +12V) | Delivers 3VPP output swing with >150MHz bandwidth on +5V, enabling compact, low-voltage portable test equipment and embedded vision systems. |
| Integrated per-channel disable control | Reduces system power by >99% per channel (150µA/ch disabled) with 25ns wake-up time - supports burst-mode sampling and power-aware FPGA interfaces. |
| Low distortion at high frequency | –70dBc 2nd-harmonic and –74dBc 3rd-harmonic at 5MHz/2VPP into 100Ω - preserves signal integrity in RGB amplification and cable driver applications. |
| Improved high-frequency pinout | Optimized SO-16 layout minimizes parasitic inductance between inverting inputs and feedback resistors - critical for stable >200MHz closed-loop performance. |
Applications
| RGB Video Line Driver | Triple-Channel ADC Input Buffer |
|---|---|
|
Use Scenario: Driving red, green, and blue analog video signals from graphics processors to 75Ω coaxial cables in broadcast monitors or medical imaging displays. IC Role / Device Role / Timing Role: Triple-channel current-feedback op amp providing simultaneous G = +1 buffering with matched phase delay and minimal crosstalk (<–80dBc). Use Value: Maintains 0.07% differential gain and 0.02° differential phase error across 0–10MHz, ensuring color fidelity and edge sharpness in HD video. |
Use Scenario: Conditioning three parallel analog inputs before digitization in high-speed data acquisition systems using 80MSPS CMOS ADCs like ADS831. IC Role / Device Role / Timing Role: Single-supply (+5V) triple op amp configured as AC-coupled G = +2 drivers with VCM-referenced inputs and outputs. Use Value: Delivers 3VPP swing with <12ns 0.02% settling, preserving SFDR of the ADC without degrading harmonic distortion performance. |
| Wideband Instrumentation Amplifier Front-End | High-Speed Imaging Channel Amplifier |
|
Use Scenario: Serving as the gain stage in a wideband instrumentation amplifier for oscilloscope vertical modules or RF signal analyzers requiring >100MHz bandwidth. IC Role / Device Role / Timing Role: Current-feedback amplifier operating at G = +10 with 200MHz bandwidth and 1.7nV/√Hz input noise. Use Value: Enables accurate measurement of fast transients with minimal phase shift across channels, critical for time-domain analysis and jitter characterization. |
Use Scenario: Amplifying pixel clock-synchronized analog outputs from CMOS image sensors in industrial machine vision cameras. IC Role / Device Role / Timing Role: Triple-channel buffer driving 50Ω transmission lines to FPGA-based frame grabbers with sub-ns pulse fidelity. Use Value: 2100V/µs slew rate and 1.6ns rise time preserve edge integrity of 100+ MHz pixel clocks and reduce timing skew between RGB channels. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-channel wideband amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA3690IDR | Voltage-feedback architecture; lower bandwidth (210MHz G=+1), higher input bias current (±10µA), no disable function. | Lacks per-channel shutdown; less suitable for power-constrained portable instruments or burst-mode systems. | Select when absolute lowest input offset voltage (±0.3mV) is prioritized over bandwidth stability and power gating. |
| OPA2691U | Dual-channel version; identical electrical specs per channel but only two amplifiers in SO-8 package; no DIS pins. | Requires two ICs to match OPA3691IDR's triple-channel count; increases board area and component count. | Select when board space allows dual-IC implementation and per-channel disable is not required. |
Compared with OPA3690IDR and OPA2691U, the OPA3691IDR uniquely combines triple-channel integration, current-feedback bandwidth consistency, and active power management - making it the only choice for compact, low-power, high-fidelity RGB/ADC systems requiring synchronized channel control.
Availability
OPA3691IDR is available at Aetrix Electronics and suitable for RGB video line driving, triple-channel ADC buffering, and high-speed imaging applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for OPA3691IDR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in high-performance op amps and signal chain solutions.
The OPA3691IDR belongs to TI's OPAx691 family of current-feedback amplifiers, designed specifically for wideband video, instrumentation, and high-speed data acquisition systems demanding gain-stable bandwidth and low-power operation.
FAQ
What supply voltages does the OPA3691IDR support?
The OPA3691IDR supports dual supplies from ±2.5V to ±6V and single supplies from +5V to +12V. At ±5V, it delivers ±4.0V output swing into no load and maintains 280MHz unity-gain bandwidth. Its internal biasing ensures stable operation across this range without external level-shifting components, making the OPA3691IDR suitable for both legacy ±5V systems and modern +5V embedded designs.
How does the disable function work on the OPA3691IDR?
The OPA3691IDR features three independent active-low disable pins (DIS A/B/C). Pulling any DIS pin LOW places that channel's output in high-impedance state and reduces its supply current to <150µA. With all three DIS pins LOW, total quiescent current drops below 500µA. The OPA3691IDR has TTL-compatible thresholds (enable ≥3.3V, disable ≤1.8V) and 25ns enable / 400ns disable timing - enabling precise power sequencing in multi-channel systems.
Can the OPA3691IDR drive 75Ω video loads?
Yes, the OPA3691IDR is explicitly characterized for 75Ω video loads. At G = +1 with ±5V supplies, it delivers 0.07% differential gain and 0.02° differential phase error into 150Ω (equivalent to 75Ω terminated), meeting broadcast video standards. Its ±190mA output current ensures stable 1V–4V swing into 75Ω, and the SO-16 pinout minimizes parasitics for clean 100+ MHz signal integrity - confirming the OPA3691IDR's suitability for RGB, YPbPr, and composite video routing.
What is the small-signal bandwidth of the OPA3691IDR at G = +2?
At G = +2 with ±5V supplies and 402Ω feedback resistor, the OPA3691IDR achieves a minimum small-signal bandwidth of 190MHz (tested over –40°C to +85°C) and typical 225MHz at +25°C. This gain-independent bandwidth - a hallmark of current-feedback architecture - allows consistent high-frequency response whether used as an ADC driver, video buffer, or active filter element, distinguishing the OPA3691IDR from voltage-feedback alternatives whose bandwidth drops sharply with increasing gain.
Is the OPA3691IDR pin-compatible with other OPAx691 family members?
Yes, the OPA3691IDR shares the same SO-16 (D) and SSOP-16 (DBQ) packages and identical pinout with OPA3690IDR and OPA3681IDR. However, functional differences exist: OPA3690IDR uses voltage-feedback topology and lacks disable pins, while OPA3681IDR is a fixed-gain +6 device. The OPA3691IDR's current-feedback architecture, per-channel disable, and unity-gain stability make it electrically distinct despite mechanical compatibility - so PCB reuse is possible, but circuit redesign may be needed for optimal performance.
OPA3691IDR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Amplifier Type:
- Current Feedback
- Number of Circuits:
- 3
- Output Type:
- -
- Slew Rate:
- 2100V/µs
- Gain Bandwidth Product:
- 2 GHz
- -3db Bandwidth:
- 280 MHz
- Current - Input Bias:
- 5 µA
- Voltage - Input Offset:
- 800 µV
- Current - Supply:
- 15.3mA
- Current - Output / Channel:
- 190 mA
- Voltage - Supply Span (Min):
- 5 V
- Voltage - Supply Span (Max):
- 12 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
OPA3691IDR FAQ
1.How can I place an order for OPA3691IDR through Aetrix?
Please submit a Request for Quotation (RFQ) for OPA3691IDR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OPA3691IDR reliable?
The price and inventory of OPA3691IDR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA3691IDR is usually 5 days.
3.What payment methods are accepted for OPA3691IDR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA3691IDR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OPA3691IDR?
OPA3691IDR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OPA3691IDR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OPA3691IDR?
For technical support, including OPA3691IDR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA3691IDR requirements.
6.How does Aetrix verify that OPA3691IDR is sourced from the original manufacturer or authorized distributors?
All OPA3691IDR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA3691IDR meets industry standards.
7.What is the process for return or replacement of OPA3691IDR?
All OPA3691IDR units undergo pre-shipment inspection (PSI). If there is an issue with OPA3691IDR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OPA3691IDR part is unused and in its original packaging.
Return procedure for OPA3691IDR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OPA3691IDR Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
