Texas Instruments OPA3695IDBQR
- Part No.:
- OPA3695IDBQR
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
OPA3695IDBQR.pdf
- Description:
- IC OPAMP CFA 3 CIRCUIT 16SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:12,499
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OPA3695IDBQR from Texas Instruments is a triple, ultra-wideband current-feedback operational amplifier optimized for high-speed video, ADC/DAC buffering, and IF signal conditioning. It delivers 900MHz bandwidth at G = +2V/V, 4300V/µs slew rate, ±4V output swing (±5V supply), and 12.9mA/channel quiescent current-enabling RGB line drivers, high-fidelity analog front-ends, and SAW filter buffers in broadcast and imaging systems.
For engineers reviewing the OPA3695IDBQR datasheet, OPA3695IDBQR pinout, OPA3695IDBQR application, or OPA3695IDBQR equivalent, key selection criteria include its current-feedback architecture, disable-controlled power-down (100µA/channel), 3rd-order intercept >35dBm below 40MHz, low 1.8nV/√Hz input voltage noise, and SSOP-16 thermal performance (θJA = 80°C/W).
Technical Context
The OPA3695IDBQR uses a current-feedback topology with transimpedance gain (ZOL) of 85kΩ (±5V), enabling stable high-gain operation up to G = +16V/V while maintaining >320MHz 0.2dB gain flatness. Its three independent channels share a common disable control, allowing synchronized power gating without inter-channel crosstalk degradation.
Each channel features matched inverting input resistance (33Ω typ), low input bias current drift (±120nA/°C max), and rail-to-rail output stage capable of sourcing/sinking ±120mA-critical for driving 75Ω video loads or 100Ω ADC inputs under transient conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Small-signal bandwidth | 900MHz at G = +2V/V (±5V) - supports full HD RGB signal amplification without phase distortion |
| Slew rate | 4300V/µs (G = –8V/V) - enables clean 600MHz large-signal response into 100Ω loads |
| Output voltage swing | ±3.9V into 100Ω (±5V) - delivers >2VPP headroom for 10-bit ADC input ranges |
| Input voltage noise | 1.8nV/√Hz above 1MHz - preserves SNR in wideband instrumentation front-ends |
| Disable current | 100µA/channel (low logic) - reduces system standby power by >99% vs active mode |
| 3rd-order intercept | >35dBm (f < 40MHz) - ensures minimal intermodulation distortion in IF amplifier stages |
| Supply voltage range | ±1.75V to ±6V or +3.5V to +12V - supports dual-supply precision and single-supply portable designs |
Pinout & Package
OPA3695IDBQR is housed in a 16-pin SSOP (Shrink Small Outline Package) with 0.65mm pitch, optimized for high-density PCB layouts and thermal dissipation (θJA = 80°C/W). The package is RoHS-compliant and moisture-sensitive level 2a.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (–IN A) | Inverting input, Channel A | Current-feedback node; requires matched 50Ω source termination for optimal bandwidth |
| 2 (+IN A) | Noninverting input, Channel A | High-impedance input (280kΩ || 1.2pF); sets DC bias point in noninverting configurations |
| 3 (OUT A) | Output, Channel A | Capable of ±120mA drive into 100Ω; includes 4pF disable-state capacitance |
| 4 (DIS A) | Channel A disable control | Active-low logic; <1.5V disables channel, >3.3V enables; 25ns enable time |
| 5 (DIS B) | Channel B disable control | Independent per-channel disable; allows selective power gating of RGB paths |
| 6 (+IN B) | Noninverting input, Channel B | Electrically identical to Pin 2; supports parallel RGB channel buffering |
| 7 (–IN B) | Inverting input, Channel B | Matches Pin 1 characteristics; enables consistent layout for multi-channel routing |
| 8 (VS–) | Negative supply rail | Connects to –5V (or ground in single-supply); shared across all three channels |
| 9 (VS+) | Positive supply rail | Connects to +5V (or +5V in single-supply); decoupling required within 1cm |
| 10 (–IN C) | Inverting input, Channel C | Third identical channel input; supports tri-level video or triple IF path buffering |
| 11 (+IN C) | Noninverting input, Channel C | Matches Pins 2 and 6; maintains channel-to-channel gain matching (<0.1dB) |
| 12 (OUT C) | Output, Channel C | Same drive capability as Pins 3 and 15; crosstalk <–55dB at 10MHz |
| 13 (DIS C) | Channel C disable control | Enables independent shutdown of third channel without affecting A/B operation |
| 14 (OUT B) | Output, Channel B | Identical to Pin 3; supports simultaneous RGB output with <10ps skew |
| 15 (NC) | No connect | Internally unused; must remain unconnected per TI design guidelines |
| 16 (+VS) | Positive supply rail (duplicate) | Redundant VS+ connection for improved supply routing and lower impedance |
Key Features
| Feature | Design Value |
|---|---|
| Triple-channel current-feedback architecture | Enables simultaneous RGB or YUV signal buffering with matched AC response and <0.007° differential phase error |
| Ultra-high slew rate (4300V/µs) | Supports >600MHz large-signal bandwidth into 100Ω, critical for fast-edge DAC output reconstruction |
| Per-channel disable control | Reduces total system quiescent current from 38.7mA to <300µA when all channels disabled |
| Low 1.8nV/√Hz input voltage noise | Maintains >72dB SNR in 100MHz bandwidth applications such as ultrasound receive chains |
| ±120mA output drive | Drives standard 75Ω video loads directly without external buffers, reducing BOM count and board area |
| SSOP-16 thermal performance | 80°C/W junction-to-ambient rating enables sustained 3-channel operation at +85°C ambient with <1W total dissipation |
Applications
| RGB Video Line Driver | ADC Front-End Buffer |
|---|---|
Use Scenario: Driving three 75Ω coaxial cables from an RGB graphics processor output in broadcast monitors. IC Role / Device Role / Timing Role: Triple-channel buffer with matched propagation delay (<10ps) and <0.04% differential gain error. Use Value: Preserves color fidelity and timing alignment across R/G/B paths without requiring external equalization or calibration. | Use Scenario: Conditioning analog signals before digitization in a 10-bit, 100MSPS ADC used in spectrum analyzers. IC Role / Device Role / Timing Role: High-bandwidth, low-noise driver providing ±4V swing into 100Ω ADC input with <16ns settling to 0.02%. Use Value: Maximizes effective number of bits (ENOB) by minimizing aperture jitter and harmonic distortion at Nyquist frequency. |
| IF SAW Filter Buffer | High-Speed Imaging Signal Chain |
Use Scenario: Amplifying intermediate-frequency outputs from 70MHz SAW filters in radar receivers. IC Role / Device Role / Timing Role: Current-feedback amplifier operating at G = +8V/V with >35dBm 3rd-order intercept and <–86dBc 3rd harmonic. Use Value: Maintains dynamic range and spurious-free performance in narrowband RF receiver front-ends. | Use Scenario: Transmitting pixel clock and data signals from CMOS image sensors to FPGA-based frame grabbers. IC Role / Device Role / Timing Role: Low-glitch (±20mV turn-off), fast-enable (25ns) triple driver for LVDS-compatible timing and data lanes. Use Value: Eliminates image artifacts caused by channel skew or power-up transients during sensor initialization. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA3691IDBQR | Single-channel version; identical bandwidth (900MHz), slew rate (4300V/µs), and noise (1.8nV/√Hz) but no per-channel disable | Used where only one high-speed path is needed; lacks RGB/IF multi-channel integration | Select when system requires only one amplifier and board space is constrained |
| OPA2695IDGKR | Dual-channel variant in VSSOP-10; same specs per channel but no DIS pin on Channel 2; higher θJA (120°C/W) | Suitable for dual-path systems (e.g., Y/C separation) but not for full RGB or triple-IF architectures | Choose for cost-sensitive dual-channel designs where disable control is only needed on one channel |
Compared with OPA3691IDBQR and OPA2695IDGKR, the OPA3695IDBQR uniquely provides three independently controllable, matched high-speed amplifiers in a thermally efficient SSOP-16 package-making it the only option for integrated RGB video, triple-IF, or multi-sensor signal conditioning without discrete duplication.
Availability
OPA3695IDBQR is available at Aetrix Electronics and suitable for broadcast video equipment, high-speed test instrumentation, medical imaging systems, and radar IF modules requiring stable component supply across extended temperature ranges (–40°C to +85°C).
Supply support for OPA3695IDBQR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with over 50 years of innovation in high-performance op amps and signal chain solutions.
The OPA3695IDBQR belongs to TI's Ultra-Wideband Current-Feedback Op Amp product line, engineered specifically for demanding video, communications, and instrumentation applications where bandwidth, slew rate, and channel matching are critical.
FAQ
What is the maximum small-signal bandwidth of the OPA3695IDBQR at G = +2V/V?
The OPA3695IDBQR achieves a guaranteed minimum small-signal bandwidth of 900MHz at G = +2V/V with ±5V supplies, as specified in the Electrical Characteristics table. This bandwidth is measured with RF = 604Ω and RL = 100Ω, supporting full HD video signal integrity and high-speed data acquisition without gain peaking or phase roll-off.
Does the OPA3695IDBQR support single-supply operation, and what is its minimum operating voltage?
Yes, the OPA3695IDBQR supports true single-supply operation from +3.5V to +12V. At +5V supply, it delivers 725MHz bandwidth (G = +2V/V) and ±3.9V output swing into 100Ω, enabling compact portable instrumentation and embedded vision systems without dual-rail power conversion.
How does the disable function work on the OPA3695IDBQR, and what is its impact on power consumption?
The OPA3695IDBQR features three independent active-low disable pins (DIS A, DIS B, DIS C). Pulling any DIS pin below 1.5V reduces that channel's supply current to ≤100µA/channel while maintaining >77dB off-isolation. With all three channels disabled, total quiescent current drops from 38.7mA to <300µA, ideal for power-gated video subsystems.
What is the output drive capability of the OPA3695IDBQR, and can it drive 75Ω video loads directly?
The OPA3695IDBQR delivers ±120mA output current per channel and sustains ±3.9V swing into 100Ω (±5V). When configured with appropriate series termination (e.g., 75Ω source resistor), it drives standard 75Ω coaxial video lines directly-verified in TI's RGB buffer reference design (Figure 1)-eliminating need for external line drivers.
Is the OPA3695IDBQR pin-compatible with other devices in the OPA369x family, such as the OPA3691 or OPA3692?
No, the OPA3695IDBQR is not pin-compatible with OPA3691 (single-channel, SO-8) or OPA3692 (triple-channel, TSSOP-20). It uses a unique 16-pin SSOP (DBQ) footprint with dedicated per-channel disable pins and duplicated VS+ connections. Layout reuse requires explicit package adaptation.
OPA3695IDBQR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Amplifier Type:
- Current Feedback
- Number of Circuits:
- 3
- Output Type:
- -
- Slew Rate:
- 2400V/µs
- Gain Bandwidth Product:
- 1 kHz
- -3db Bandwidth:
- 1 GHz
- Current - Input Bias:
- 20 µA
- Voltage - Input Offset:
- 300 µV
- Current - Supply:
- 12.9mA (x3 Channels)
- Current - Output / Channel:
- 120 mA
- Voltage - Supply Span (Min):
- 3.5 V
- Voltage - Supply Span (Max):
- 12 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SSOP
OPA3695IDBQR FAQ
1.How can I place an order for OPA3695IDBQR through Aetrix?
Please submit a Request for Quotation (RFQ) for OPA3695IDBQR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OPA3695IDBQR reliable?
The price and inventory of OPA3695IDBQR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA3695IDBQR is usually 5 days.
3.What payment methods are accepted for OPA3695IDBQR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA3695IDBQR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OPA3695IDBQR?
OPA3695IDBQR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OPA3695IDBQR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OPA3695IDBQR?
For technical support, including OPA3695IDBQR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA3695IDBQR requirements.
6.How does Aetrix verify that OPA3695IDBQR is sourced from the original manufacturer or authorized distributors?
All OPA3695IDBQR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA3695IDBQR meets industry standards.
7.What is the process for return or replacement of OPA3695IDBQR?
All OPA3695IDBQR units undergo pre-shipment inspection (PSI). If there is an issue with OPA3695IDBQR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OPA3695IDBQR part is unused and in its original packaging.
Return procedure for OPA3695IDBQR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OPA3695IDBQR Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

