Texas Instruments OPA3S328RGRR
- Part No.:
- OPA3S328RGRR
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 20-VFQFN Exposed Pad
- Datasheet:
-
OPA3S328RGRR.pdf
- Description:
- IC CMOS 2 CIRCUIT 20VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,848
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OPA3S328RGRR from Texas Instruments is a dual-channel, 40-MHz precision CMOS operational amplifier with integrated analog switches, optimized for transimpedance applications in optical sensing and high-accuracy current-to-voltage conversion. It delivers 60 µV max offset voltage, 0.2 pA input bias current, rail-to-rail I/O, and 30 V/µs slew rate - enabling stable, low-noise signal conditioning of sub-nA photocurrents in space-constrained optical modules.
For engineers reviewing the OPA3S328RGRR datasheet, OPA3S328RGRR pinout, OPA3S328RGRR application, or OPA3S328RGRR equivalent, key selection criteria include its integrated switch matrix (SELA0/SELA1/SELB0/SELB1), 100 GΩ shutdown output impedance, zero-crossover input stage, and VQFN-20 (3.5 mm × 3.5 mm) package compatibility with high-density PCB layouts.
Technical Context
The OPA3S328RGRR integrates two independent precision op amps (A and B) each with dedicated 3×1 analog switch matrices (A1/A2/A3 and B1/B2/B3), controlled via four digital select pins. Its zero-crossover input architecture ensures consistent offset behavior across the full supply range (–0.1 V to V+ + 0.1 V), eliminating crossover distortion during rail-to-rail operation.
Switch control supports three operating modes: per-amplifier enable/disable, independent channel selection (e.g., OUTSA1/OUTSA2 routing), and special mode (SELA0 = SELA1 = HIGH) for coordinated power-down sequencing. Switch on-resistance is 84 Ω typical at 5 V, with <2 Ω matching and 40 Ω flatness over 0–5 V input swing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Bandwidth | 40 MHz gain-bandwidth product - supports stable closed-loop operation up to ≥10 MHz with G ≥ 4, suitable for fast photodiode signal acquisition. |
| Input Bias Current | 0.2 pA max - enables accurate transimpedance gains >1 GΩ with minimal error from input leakage. |
| Offset Voltage | ±60 µV max - ensures ≤0.006% gain error in 1-V full-scale DAQ systems without trimming. |
| Slew Rate | ±30 V/µs - allows clean 4-V step response in ≤0.3 µs (0.1%), critical for pulsed optical receiver front-ends. |
| Shutdown Current | 30 µA total (both amps disabled) - reduces system standby power in portable DMMs and battery-powered ONTs. |
| Output Impedance (PD) | 100 GΩ || 16 pF - enables wired-OR configuration of multiple transimpedance channels without loading interference. |
| Supply Range | 2.2 V to 5.5 V single supply - compatible with Li-ion, USB, and industrial 3.3-V/5-V rails without level-shifting. |
Pinout & Package
RGR package is a 20-pin, 3.5-mm × 3.5-mm VQFN with exposed thermal pad connected to V–. Pin count and layout are optimized for compact optical module integration and thermal dissipation under 4.5 mA/channel quiescent load.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V+ | Positive power supply | Highest potential rail (2.2–5.5 V); must be decoupled locally to minimize noise coupling into sensitive input stages. |
| V– | Negative power supply / ground reference | Lowest potential rail; thermal pad connects here for optimal thermal performance and EMI suppression. |
| GND | Digital ground | Reference for SELx control logic; should be tied to analog ground at single point to avoid digital switching noise injection. |
| +INA, –INA | Amplifier A differential inputs | Zero-crossover inputs support rail-to-rail common-mode range; ±0.1 V beyond rails allowed per ABS max ratings. |
| OUTA | Amplifier A output | Capable of driving 10-kΩ loads to within 5 mV of rails at 2.2 V supply - essential for low-voltage ADC interfacing. |
| INSA | Switch matrix A input | Shared analog input node for A1/A2/A3 switches; low 3-pF input capacitance minimizes transimpedance pole degradation. |
| OUTSA1–OUTSA2 | Switch matrix A outputs | Three selectable feedback paths; OUTSA3 not present in RGR package - only available in YBJ (DSBGA-24). |
| SELA0, SELA1 | Switch A control inputs | CMOS-compatible logic (VIH ≥ 1.5 V); internal 10-MΩ pulldown enables default OPEN state on power-up. |
| +INB, –INB | Amplifier B differential inputs | Independent of Amp A; supports dual-path optical monitoring or redundant signal chains. |
| OUTB | Amplifier B output | Functionally identical to OUTA; allows simultaneous processing of two photodiode signals or differential TIA topologies. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 3×1 switch matrix per amplifier | Eliminates external multiplexers in programmable-gain TIAs, reducing board area by ≥30% and parasitic capacitance by >1 pF per path. |
| Zero-crossover input stage | Maintains <1 µV/°C offset drift and <90 µV max offset across full –0.1 V to V+ + 0.1 V common-mode range - no dead zones or distortion near rails. |
| 100 GΩ shutdown output impedance | Enables parallel connection of multiple OPA3S328RGRR channels (e.g., wavelength-selective photodiodes) without cross-talk or loading errors. |
| Low 6.1 nV/√Hz voltage noise @ 10 kHz | Preserves SNR in high-gain (>100 kΩ) transimpedance stages where op amp noise dominates total system noise floor. |
| 0.125 pA/√Hz current noise @ 10 kHz | Minimizes contribution to total input-referred noise in ultra-low-current (<100 pA) photodiode applications. |
Applications
| Optical Transport Inter-Dc Interconnect | Optical Network Terminal Unit (ONT) |
|---|---|
Use Scenario: High-speed, multi-channel photodiode signal conditioning in 100G/400G coherent optical receivers between data centers. IC Role / Device Role / Timing Role: Dual transimpedance amplifier with programmable gain switching per channel to adapt to varying received optical power levels. Use Value: Integrated switches enable real-time gain reconfiguration without external relays or muxes, reducing latency and component count in adaptive equalization loops. | Use Scenario: Low-power optical line termination in fiber-to-the-home (FTTH) gateways handling GPON/XGS-PON burst-mode upstream signals. IC Role / Device Role / Timing Role: Precision current-to-voltage conversion of burst-mode photodiode output with fast enable/disable for power gating between upstream slots. Use Value: 30 µA shutdown current and 10-µs enable time meet strict ONT sleep-mode power budgets while maintaining <0.42 µs settling for burst detection. |
| Digital Multimeter (DMM) | Small Cell Base Station |
Use Scenario: High-accuracy nanoampere-range current measurement in handheld benchtop DMMs with autoranging capability. IC Role / Device Role / Timing Role: Programmable-gain transimpedance front-end supporting 100 pA to 100 µA ranges via switch-selected feedback resistors. Use Value: 0.2 pA input bias current and <60 µV offset ensure ≤0.01% reading error in 100-pA range without guard traces or active guarding. | Use Scenario: Optical fronthaul monitoring in 5G small cells using embedded SFP+ modules with real-time laser bias and monitor photodiode feedback. IC Role / Device Role / Timing Role: Dual-channel analog front-end for simultaneous monitoring of transmit laser bias current and back-facet photodiode current. Use Value: Independent amplifier and switch control per channel enables concurrent calibration and fault detection without shared signal path interference. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar precision transimpedance amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA23S328RGRR | Same die, dual-channel variant - identical specs and pinout; OPA3S328RGRR is correct orderable part number per TI documentation. | No functional difference; OPA23S328RGRR is obsolete nomenclature - OPA3S328RGRR is current production part. | Select OPA3S328RGRR for new designs; verify BOM against TI's official part numbering guide to avoid legacy catalog mismatches. |
| LTC6268IMS8E#PBF | Single-channel, 500-MHz GBW, 3-fA IB, but no integrated switches; requires external mux for gain selection. | Higher bandwidth and lower input bias, but larger solution size and added complexity for programmable-gain TIA designs. | Choose LTC6268IMS8E#PBF only when >100-MHz signal bandwidth or <1-fA input bias is mandatory; otherwise OPA3S328RGRR provides superior integration and cost efficiency. |
Compared with LTC6268IMS8E#PBF, OPA3S328RGRR trades 460 MHz bandwidth for integrated switching, 3.8-mA/channel quiescent current, and VQFN-20 footprint - delivering a complete, space-optimized TIA subsystem rather than a standalone amplifier requiring external components.
Availability
OPA3S328RGRR is available at Aetrix Electronics and suitable for optical transport interconnect, optical network terminal units (ONT), and digital multimeter (DMM) applications requiring stable component supply, long-term manufacturability, and guaranteed traceability.
Supply support for OPA3S328RGRR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in precision amplifiers and signal chain solutions.
The OPA3S328RGRR belongs to TI's OPA precision op amp portfolio, designed specifically for high-fidelity optical sensing, low-current measurement, and space-constrained transimpedance applications where integration, noise, and offset performance are critical.
FAQ
What is the maximum operating temperature range for the OPA3S328RGRR?
The OPA3S328RGRR is specified for operation from –40°C to +125°C ambient temperature. Electrical characteristics including offset voltage (±175 µV max), input bias current (±100 pA max), and open-loop gain (≥90 dB) are guaranteed across this full industrial temperature range, making it suitable for outdoor ONT deployments and base station environments.
Does the OPA3S328RGRR support true rail-to-rail input with zero-crossover distortion?
Yes, the OPA3S328RGRR features a proprietary zero-crossover input stage that maintains linear operation and stable offset behavior across the entire input common-mode range from (V–) – 0.1 V to (V+) + 0.1 V. This eliminates the traditional "dead zone" near the rails seen in conventional RRIO amplifiers, ensuring distortion-free performance even when input signals approach supply limits - confirmed in Figure 5-6 and Section 7.1.
How does the switch matrix in the OPA3S328RGRR function during power-down mode?
When both amplifiers are disabled via SELA0/SELA1/SELB0/SELB1 in special mode (all HIGH), all six switches (A1–A3, B1–B3) open simultaneously, presenting >100 GΩ output impedance at each OUTSAx/OUTSBx node. This prevents loading between parallel TIA channels and avoids signal corruption during idle periods - a key requirement in burst-mode optical receivers using the OPA3S328RGRR.
Can the OPA3S328RGRR be used with a single 2.2-V supply?
Yes, the OPA3S328RGRR operates down to 2.2 V single supply, delivering rail-to-rail output swing within 5 mV of both rails under 10-kΩ load. Its 0.2 pA input bias current and 60 µV offset remain fully specified at 2.2 V, enabling high-accuracy current measurement in battery-powered DMMs and portable optical test equipment powered by single-cell Li-ion batteries.
What is the purpose of the thermal pad on the OPA3S328RGRR VQFN package?
The exposed thermal pad on the OPA3S328RGRR RGR package must be soldered to a PCB copper plane connected to V–. It reduces junction-to-board thermal resistance to 19.5°C/W, preventing thermal runaway during continuous 4.5-mA/channel operation at elevated ambient temperatures. Proper thermal pad connection is mandatory to meet the device's 125°C maximum junction temperature rating.
OPA3S328RGRR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- CMOS
- Number of Circuits:
- 2
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 30V/µs
- Gain Bandwidth Product:
- 40 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 0.2 pA
- Voltage - Input Offset:
- 10 µV
- Current - Supply:
- 3.8mA (x2 Channels)
- Current - Output / Channel:
- 63 mA
- Voltage - Supply Span (Min):
- 2.2 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-VQFN (3.5x3.5)
OPA3S328RGRR FAQ
1.How can I place an order for OPA3S328RGRR through Aetrix?
Please submit a Request for Quotation (RFQ) for OPA3S328RGRR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OPA3S328RGRR reliable?
The price and inventory of OPA3S328RGRR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA3S328RGRR is usually 5 days.
3.What payment methods are accepted for OPA3S328RGRR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA3S328RGRR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OPA3S328RGRR?
OPA3S328RGRR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OPA3S328RGRR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OPA3S328RGRR?
For technical support, including OPA3S328RGRR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA3S328RGRR requirements.
6.How does Aetrix verify that OPA3S328RGRR is sourced from the original manufacturer or authorized distributors?
All OPA3S328RGRR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA3S328RGRR meets industry standards.
7.What is the process for return or replacement of OPA3S328RGRR?
All OPA3S328RGRR units undergo pre-shipment inspection (PSI). If there is an issue with OPA3S328RGRR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OPA3S328RGRR part is unused and in its original packaging.
Return procedure for OPA3S328RGRR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OPA3S328RGRR Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

