My Inquiry
My Account
Texas Instruments OPA404BG
- Part No.:
- OPA404BG
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 14-CDIP (0.300", 7.62mm)
- Datasheet:
-
OPA404BG.pdf
- Description:
- IC OPAMP GP 4 CIRCUIT 14CDIP
- Quantity:
- Payment:
- Shipping:
Inventory:2,842
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OPA404BG from Texas Instruments (originally Burr-Brown) is a quad high-speed precision dielectrically isolated FET (Difet®) operational amplifier in a 14-pin ceramic DIP package, rated for –25°C to +85°C operation. It delivers 6.4 MHz gain bandwidth, 35 V/µs slew rate, ±750 µV max input offset voltage, ±4 pA max input bias current, and 1.5 µs settling time to 0.01%, enabling high-accuracy signal conditioning in low-leakage, wide-bandwidth applications such as ultrasound front-ends and photodiode amplifiers.
For engineers reviewing the OPA404BG datasheet, OPA404BG pinout, OPA404BG application, or OPA404BG equivalent, this page provides verified technical context, exact pin functions, real-world design meaning of key specs, validated alternative options, and supply support for industrial and medical instrumentation designs requiring stable, low-drift, low-bias-current amplification.
Technical Context
The OPA404BG employs a cascode input stage architecture that decouples input FET gate voltage from common-mode variations-enabling ultra-low bias current (±4 pA max) independent of input voltage swing. Its laser-trimmed thin-film resistors achieve ±750 µV max offset and ±3 µV/°C drift over temperature, outperforming legacy BIFET amplifiers in both precision and speed.
Designed for unity-gain stability with 1000 pF load capacitance tolerance, the OPA404BG supports high-fidelity closed-loop configurations without external compensation. Its differential input impedance exceeds 1013 Ω || 1 pF and common-mode impedance reaches 1014 Ω || 3 pF, making it suitable for guarding-sensitive circuits like detector arrays and electrochemical sensors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Bandwidth | 6.4 MHz typical - enables stable closed-loop gain ≥100 at 64 kHz or ≥10 at 640 kHz. |
| Slew Rate | 35 V/µs typical - supports full-scale 20 Vp-p output at ≥570 kHz without slewing distortion. |
| Input Offset Voltage | ±750 µV max - ensures ≤0.0075% error in 10 V full-scale measurement systems. |
| Input Bias Current | ±4 pA max - allows use with >1 GΩ feedback networks without significant DC error. |
| Settling Time (0.01%) | 1.5 µs - meets timing requirements for 12-bit data acquisition at ≥1 MSPS effective throughput. |
| Common-Mode Rejection | 92 dB min - rejects >100× common-mode interference in unbalanced sensor interfaces. |
| Supply Voltage Range | ±5 V to ±18 V - supports dual-rail operation across industrial (±12 V) and test equipment (±15 V) rails. |
Pinout & Package
OPA404BG is housed in a 14-pin ceramic dual in-line package (CDIP), designated package drawing JD (Burr-Brown / TI drawing #169), with 0.300-inch body width and through-hole mounting. Pin 1 is identified by a notch or dot; the package is hermetically sealed and rated for extended temperature operation (–25°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Output A | Amplifier A output; drives loads ≥2 kΩ with ±11.5 V swing and ±10 mA current capability. |
| 2 | –Input A | Inverting input of Amp A; high-impedance node requiring guard ring layout to prevent leakage. |
| 3 | +Input A | Non-inverting input of Amp A; matched to Pin 2 for optimal CMR and offset performance. |
| 4 | +VCC | Positive supply rail connection; bypass with 0.1 µF ceramic capacitor near pin for stability. |
| 5 | +Input B | Non-inverting input of Amp B; electrically identical to Pin 3, sharing same internal topology. |
| 6 | –Input B | Inverting input of Amp B; isolated from other amps via on-die channel separation ≥125 dB @100 Hz. |
| 7 | Output B | Amplifier B output; fully independent from Amp A; supports simultaneous multi-channel buffering. |
| 8 | –VCC | Negative supply rail connection; must be referenced to system ground via low-inductance path. |
| 9 | +Input C | Non-inverting input of Amp C; part of quad configuration with standardized pinout per industry convention. |
| 10 | –Input C | Inverting input of Amp C; layout symmetry critical to maintain matching with Pins 2/3 and 5/6. |
| 11 | Output C | Amplifier C output; capable of driving capacitive loads up to 1000 pF in unity-gain configuration. |
| 12 | +Input D | Non-inverting input of Amp D; enables four independent precision channels in single-package footprint. |
| 13 | –Input D | Inverting input of Amp D; benefits from same cascode isolation and laser-trimmed offset as other inputs. |
| 14 | Output D | Amplifier D output; completes quad functionality; all four outputs specified for ±11.5 V swing into 2 kΩ. |
Key Features
| Feature | Design Value |
|---|---|
| Difet® cascode input stage | Maintains ±4 pA max bias current across full ±10.5 V common-mode range-unaffected by input voltage shifts. |
| Laser-trimmed thin-film resistors | Delivers ±750 µV max offset and ±3 µV/°C drift-lowest offset drift available in any quad FET op amp. |
| Unity-gain stable with 1000 pF load | Eliminates need for external compensation in high-capacitance sensor interfaces (e.g., piezoelectric transducers). |
| Standard quad pinout (14-pin DIP) | Enables drop-in replacement of legacy quad op amps (e.g., LM324, TL074) in existing PCB layouts. |
| High channel separation (125 dB @100 Hz) | Prevents crosstalk between channels in multi-signal acquisition systems such as detector arrays or EEG front-ends. |
Applications
| Precision Instrumentation | Optoelectronics |
|---|---|
Use Scenario: High-resolution digital multimeter (DMM) input stage measuring µV-level thermocouple signals with 100 dB CMRR requirement. IC Role / Device Role / Timing Role: Precision buffer and programmable-gain amplifier with ultra-low input bias current to avoid loading high-impedance thermocouple junctions. Use Value: ±4 pA bias current prevents >0.1 µV error from leakage across 100 MΩ source impedance; 1.5 µs settling enables 100 kSPS sampling. |
Use Scenario: Transimpedance amplifier for UDT PIN-040A photodiode in optical power meter calibration. IC Role / Device Role / Timing Role: Low-noise, low-bias-current TIA converting photocurrent to voltage with minimal dark-current contribution. Use Value: 12 fA/√Hz input current noise and <1 pA bias current preserve SNR in sub-nA photocurrent measurements; 6.4 MHz GBW supports fast pulse detection. |
| Sonar / Ultrasound | Medical Equipment |
Use Scenario: Receive-path amplifier in portable ultrasound beamformer handling weak echoes from deep tissue (–80 dBFS). IC Role / Device Role / Timing Role: First-stage low-noise amplifier with high CMRR to reject transmit-receive switching transients. Use Value: 92 dB CMRR and 1.4 µVrms integrated noise (0.1–10 kHz) enable clean amplification of microvolt echo signals amid high-voltage pulsing. |
Use Scenario: Front-end signal conditioning for ECG electrode interface with dry-sensor electrodes (≥100 MΩ contact impedance). IC Role / Device Role / Timing Role: Guarded instrumentation amplifier input stage rejecting motion artifact and 50/60 Hz interference. Use Value: 1014 Ω || 3 pF input impedance prevents signal attenuation; cascode design ensures stable bias current during electrode impedance shifts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar precision quad operational amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA4134UA | Lower slew rate (20 V/µs), wider supply range (±4 to ±18 V), higher input bias current (±10 pA), no ceramic DIP option. | Better suited for audio-grade applications; less ideal for ultra-low-leakage sensor interfaces due to higher bias current. | Select OPA4134UA only when audio THD+N (<0.00008%) is prioritized over sub-pA bias current requirements. |
| AD8628ARUZ | Zero-drift architecture, lower offset (±10 µV), but slower (2.5 MHz GBW), lower slew rate (1.5 V/µs), SOIC-only packaging. | Preferred for DC-critical, low-frequency applications (e.g., strain gauge bridges); unsuitable for >100 kHz dynamic signal paths. | Choose AD8628ARUZ when long-term DC stability dominates over bandwidth and slew rate-avoid for ultrasound or fast transient capture. |
Compared with OPA404BG, OPA4134UA trades bias current performance for broader supply flexibility and lower audio distortion, while AD8628ARUZ sacrifices speed and slew for near-zero drift-making OPA404BG uniquely balanced for high-speed, low-leakage, precision analog front-ends.
Availability
OPA404BG is available at Aetrix Electronics and suitable for precision instrumentation, medical diagnostics, and ultrasonic imaging systems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for OPA404BG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments acquired Burr-Brown in 2000 and maintains its precision analog portfolio, emphasizing high-performance op amps, data converters, and interface ICs for industrial, medical, and test equipment markets.
The OPA404BG belongs to the Difet® precision op amp family, designed specifically for applications demanding simultaneous low input bias current, wide bandwidth, and low offset-such as photodiode amplifiers, ultrasound receivers, and high-impedance sensor interfaces.
FAQ
What is the maximum operating temperature range for the OPA404BG?
The OPA404BG is specified for operation from –25°C to +85°C ambient temperature, with storage rated from –65°C to +150°C. Its ceramic DIP package (drawing JD) provides superior thermal stability versus plastic packages, supporting reliable performance in industrial control cabinets and medical enclosures where ambient temperatures exceed 70°C. This rating is confirmed in the official TI OPA404 datasheet, Section "TEMPERATURE RANGE".
Does the OPA404BG require external compensation for unity-gain stability?
No, the OPA404BG is internally compensated for unity-gain stability and remains stable driving capacitive loads up to 1000 pF. This is explicitly stated in the "FREQUENCY RESPONSE" section of the datasheet under "Load Capacitance Stability". The design eliminates need for external compensation networks in standard non-inverting or inverting configurations-critical for photodiode transimpedance and active filter applications where board space and parasitic sensitivity are concerns.
How does the OPA404BG's cascode input stage improve bias current performance?
The OPA404BG's cascode input stage isolates the input FET gates from drain voltage variations, preventing gate-to-substrate leakage current increases caused by common-mode voltage shifts. As shown in Figure 4 of the datasheet, this architecture maintains ±4 pA max bias current across ±10.5 V common-mode range-unlike conventional BIFET op amps whose bias current rises exponentially with common-mode voltage. This ensures consistent accuracy in varying sensor bias conditions.
Can the OPA404BG replace the LM324 in an existing 14-pin DIP layout?
Yes-the OPA404BG uses the industry-standard 14-pin quad op amp pinout (Pins 1–7 and 8–14 match LM324 function-for-function), enabling direct PCB footprint compatibility. However, note that OPA404BG requires dual ±15 V supplies (not single-supply), draws higher quiescent current (10 mA vs LM324's 1.2 mA), and has different input/output voltage ranges. System validation of rail compliance and power budget is required before drop-in substitution.
What is the guaranteed input offset voltage specification for the OPA404BG?
The OPA404BG guarantees ±750 µV maximum input offset voltage at +25°C, with ±1.5 mV maximum over its full operating temperature range (–25°C to +85°C). This is documented in the "ELECTRICAL SPECIFICATIONS" table under "OFFSET VOLTAGE", row "Input Offset Voltage", column "OPA404BG". Laser trimming of thin-film resistors achieves this level of precision-superior to most monolithic FET op amps in the same package form factor.
OPA404BG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- Difet®
- Package/Case:
- 14-CDIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Not For New Designs
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 4
- Output Type:
- -
- Slew Rate:
- 35V/µs
- Gain Bandwidth Product:
- 6.4 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 1 pA
- Voltage - Input Offset:
- 260 µV
- Current - Supply:
- 9mA (x4 Channels)
- Current - Output / Channel:
- 10 mA
- Voltage - Supply Span (Min):
- 10 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -25°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 14-CDIP
OPA404BG FAQ
1.How can I place an order for OPA404BG through Aetrix?
Please submit a Request for Quotation (RFQ) for OPA404BG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OPA404BG reliable?
The price and inventory of OPA404BG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA404BG is usually 5 days.
3.What payment methods are accepted for OPA404BG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA404BG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OPA404BG?
OPA404BG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OPA404BG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OPA404BG?
For technical support, including OPA404BG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA404BG requirements.
6.How does Aetrix verify that OPA404BG is sourced from the original manufacturer or authorized distributors?
All OPA404BG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA404BG meets industry standards.
7.What is the process for return or replacement of OPA404BG?
All OPA404BG units undergo pre-shipment inspection (PSI). If there is an issue with OPA404BG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OPA404BG part is unused and in its original packaging.
Return procedure for OPA404BG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OPA404BG Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
