Texas Instruments OPA4323IDYYR
- Part No.:
- OPA4323IDYYR
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- SOT-23-14 Thin, SOT-23 Variant
- Datasheet:
-
OPA4323IDYYR.pdf
- Description:
- QUAD, 5.5-V, 20-MHZ, ZERO-CROSS
- Quantity:
- Payment:

- Shipping:

Inventory:2,979
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OPA4323IDYYR from Texas Instruments is a quad-channel, rail-to-rail input/output zero-crossover operational amplifier optimized for precision, high-speed signal conditioning in 1.7V–5.5V systems. It delivers 20MHz gain-bandwidth, 114dB typical CMRR, 33V/μs slew rate, and ±150µV typical input offset voltage - enabling accurate ADC driving and high-side current sensing in industrial motor control and ultrasonic transducer interfaces.
For engineers reviewing the OPA4323IDYYR datasheet, OPA4323IDYYR pinout, OPA4323IDYYR application, or OPA4323IDYYR equivalent, key selection considerations include its zero-crossover architecture for rail-to-rail linearity, 200ns 0.01% settling time at 2V step, 5.5nV/√Hz noise at 10kHz, ±110mA output drive at 5.5V, and operation across –40°C to 125°C.
Technical Context
The OPA4323IDYYR implements a zero-crossover input stage that eliminates crossover distortion across the full input common-mode range (V– – 0.2V to V+ + 0.15V), ensuring consistent precision in both low- and high-side sensing configurations. Its unity-gain stable architecture supports direct connection to capacitive loads up to 150pF without sustained oscillation.
Designed for low-voltage, high-fidelity signal chains, it maintains 100dB minimum CMRR over temperature and supply voltage, achieves 20MHz GBW with 50° phase margin at 1.8V, and integrates internal RFI/EMI filtering on input pins to suppress 1.8GHz interference (62dB EMIRR).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain-bandwidth product | 20MHz - enables fast settling for ADC sampling up to 5MSPS with ≤0.01% error. |
| Slew rate | 33V/μs - supports rapid fault detection in motor current sensing applications. |
| CMRR | 114dB typical at 5.5V - rejects power supply and common-mode noise in precision bridge amplifiers. |
| Input offset voltage | ±150µV typical - ensures <1 LSB error in 16-bit ADC driver designs at 5V full-scale. |
| Supply voltage range | 1.7V to 5.5V - compatible with single-cell Li-ion, USB-powered, and industrial 3.3V/5V rails. |
| Quiescent current | 1.6mA per channel - allows four independent precision channels in space-constrained, low-power systems. |
| Settling time | 200ns to 0.01% for 2V step - meets timing budgets for high-resolution SAR and sigma-delta ADC front-ends. |
| Output drive | ±110mA at 5.5V - directly drives 50Ω transmission lines or multiple downstream stages without buffering. |
Pinout & Package
The OPA4323IDYYR is housed in a 14-pin SOT-23-THIN (DYY) package measuring 4.2mm × 3.26mm, optimized for high-density PCB layouts while maintaining thermal performance (RθJA = 113.7°C/W).
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | OUT1 | Channel 1 output - rail-to-rail swing supports full dynamic range into 10kΩ load or lower. |
| 2 | IN1– | Inverting input, channel 1 - matched to IN1+ for precision differential gain and CMRR. |
| 3 | IN1+ | Noninverting input, channel 1 - accepts signals from V– – 0.2V to V+ + 0.15V without clipping. |
| 4 | V+ | Positive supply - decoupling capacitor (0.1µF ceramic) required adjacent to pin for stability. |
| 5 | IN2+ | Noninverting input, channel 2 - electrically isolated from channel 1; no crosstalk above –84dB at 10kHz. |
| 6 | IN2– | Inverting input, channel 2 - identical bias and offset characteristics as channel 1 for multi-channel matching. |
| 7 | OUT2 | Channel 2 output - independently driven; no shared output stage with other channels. |
| 8 | OUT3 | Channel 3 output - enables three simultaneous analog signal paths in compact footprint. |
| 9 | IN3– | Inverting input, channel 3 - supports synchronous multi-sensor acquisition (e.g., 3-phase motor feedback). |
| 10 | IN3+ | Noninverting input, channel 3 - maintains same input impedance (100GΩ || 1pF) as all channels. |
| 11 | V– | Negative supply or ground - thermal pad (if present) must be connected to V– for SOIC/TSSOP variants; DYY has no exposed pad. |
| 12 | IN4+ | Noninverting input, channel 4 - completes quad-channel capability for sensor fusion or redundant monitoring. |
| 13 | IN4– | Inverting input, channel 4 - matches channel 1–3 specs including ±0.4µV/°C max offset drift. |
| 14 | OUT4 | Channel 4 output - fully specified for 200ns settling and 33V/μs slew under same conditions as OUT1. |
Key Features
| Feature | Design Value |
|---|---|
| Zero-crossover input stage | Eliminates distortion at signal zero-crossings, enabling accurate amplification of rail-to-rail AC waveforms in audio preamps and encoder outputs. |
| Rail-to-rail I/O | Supports full-supply signal swing on input and output - critical for maximizing SNR in low-voltage ADC drivers. |
| Internal RFI/EMI filtering | 62dB rejection at 1.8GHz - prevents wireless interference from corrupting sensitive analog measurements in IoT edge nodes. |
| High output current | ±110mA sourcing/sinking at 5.5V - drives 150pF capacitive loads or 600Ω audio loads without external buffers. |
| Low 1/f noise | 2.8µVPP (0.1–10Hz) - preserves DC accuracy in precision weigh scales and strain gauge interfaces. |
| Wide temperature range | –40°C to +125°C operation - qualified for under-hood automotive, solar inverter, and industrial PLC environments. |
Applications
| Amplifier Driver for ADCs | High-Side Current Sensing |
|---|---|
Use Scenario: Driving 16-bit SAR ADC inputs in motor control inverters with 1–5MSPS sampling rates. IC Role / Device Role / Timing Role: Precision buffer and level shifter between current-sense resistor and ADC reference plane. Use Value: 200ns 0.01% settling and 20MHz GBW ensure <1 LSB error at full throughput; zero-crossover linearity avoids harmonic distortion in feedback loops. | Use Scenario: Measuring bidirectional phase currents in 3-phase BLDC motor drives using shunt resistors. IC Role / Device Role / Timing Role: High-common-mode-voltage difference amplifier with rail-to-rail output swing. Use Value: 114dB CMRR rejects bus noise; 33V/μs slew enables fast overcurrent detection; quad configuration supports all three phases plus neutral monitoring. |
| Motor Rotary Encoders | Transimpedance Photodiode Amplifiers |
Use Scenario: Conditioning sine/cosine analog outputs from optical or magnetic rotary encoders in servo systems. IC Role / Device Role / Timing Role: Low-noise, low-distortion signal conditioner preserving encoder position resolution. Use Value: 5.5nV/√Hz noise floor and ±150µV offset minimize angular error; quad layout allows simultaneous A/B/Z/INDEX channel processing. | Use Scenario: Converting photodiode current to voltage in medical pulse oximeters or laser distance sensors. IC Role / Device Role / Timing Role: Low-input-bias-current transimpedance amplifier with wide bandwidth. Use Value: ±0.5pA typical input bias current minimizes dark-current error; 20MHz GBW supports >100kHz modulation frequencies. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar operational amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA4197IPWR | Higher precision (±5µV offset), lower noise (5.2nV/√Hz), but 10MHz GBW and 20V/μs slew rate. | Better for DC-critical applications (e.g., precision weigh scales); less suitable for fast-settling ADC drivers. | Select when ultra-low offset drift (<0.1µV/°C) outweighs speed requirements. |
| LMV881QDGKRQ1 | Automotive AEC-Q100 qualified, 12MHz GBW, 10V/μs slew, higher quiescent current (2.3mA/ch). | Validated for automotive under-hood use; lacks zero-crossover architecture and EMI filtering. | Choose only when AEC-Q100 compliance is mandatory and 20MHz bandwidth is not required. |
Compared with OPA4323IDYYR, the OPA4197IPWR trades bandwidth and slew for superior DC accuracy, while the LMV881QDGKRQ1 offers automotive qualification at reduced speed and noise performance - making OPA4323IDYYR optimal for high-fidelity, high-speed industrial signal chains where zero-crossover linearity and EMI resilience are essential.
Availability
OPA4323IDYYR is available at Aetrix Electronics and suitable for industrial motor control, precision data acquisition, and ultrasonic sensing applications requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for OPA4323IDYYR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in precision op amps and signal chain solutions.
The OPAx323 family was engineered specifically for high-speed, low-voltage precision applications - combining zero-crossover architecture, rail-to-rail operation, and robust EMI immunity to address demanding ADC driver, current sensing, and sensor interface requirements.
FAQ
What is the maximum capacitive load the OPA4323IDYYR can drive without instability?
The OPA4323IDYYR is designed to drive up to 150pF capacitive loads without sustained oscillations, as verified under unity-gain conditions with 10kΩ load. For loads exceeding 150pF, external isolation resistance (e.g., 10–50Ω series resistor) is recommended to maintain phase margin above 50° and prevent peaking or ringing in the OPA4323IDYYR output response.
Does the OPA4323IDYYR support true single-supply operation down to 1.7V?
Yes, the OPA4323IDYYR operates from 1.7V to 5.5V total supply voltage, with rail-to-rail input and output stages functional across this entire range. At 1.7V, it maintains 103dB typical CMRR, 150ns 0.1% settling time, and 1.9mA typical quiescent current per channel - enabling battery-powered portable instrumentation and wearables.
How does the zero-crossover architecture of the OPA4323IDYYR improve performance versus conventional rail-to-rail op amps?
The zero-crossover architecture in the OPA4323IDYYR eliminates the distortion spike that occurs when input signals cross 0V in standard rail-to-rail input stages. This results in <0.00125% THD+N at 10kHz and preserves signal fidelity in encoder sine/cosine decoding, audio pre-amplification, and high-resolution ADC driving - where conventional op amps exhibit measurable crossover nonlinearity.
What is the thermal resistance (RθJA) of the OPA4323IDYYR in its DYY package?
The OPA4323IDYYR in the 14-pin SOT-23-THIN (DYY) package has a junction-to-ambient thermal resistance (RθJA) of 113.7°C/W, measured per JEDEC JESD51-2 standards. This value assumes standard 2-layer PCB layout with 1in² copper pour; adding thermal vias to inner ground planes reduces effective RθJA by up to 25% in production designs.
Is the OPA4323IDYYR pin-compatible with other devices in the OPAx323 family?
No - the OPA4323IDYYR uses a 14-pin DYY package with dedicated pins for four independent amplifier channels (no shutdown function), whereas the OPA4323S variants use 16-pin WQFN packages with dual shutdown controls (SHDN12/SHDN34). Pinouts differ across SOIC (D), TSSOP (PW), and DYY variants; board layout must match the specific package selected.
OPA4323IDYYR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- SOT-23-14 Thin, SOT-23 Variant
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- CMOS
- Number of Circuits:
- 4
- Output Type:
- Single Ended, Rail-to-Rail
- Slew Rate:
- 33V/µs
- Gain Bandwidth Product:
- 20 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 0.5 pA
- Voltage - Input Offset:
- 150 µV
- Current - Supply:
- 1.6mA (x4 Channels)
- Current - Output / Channel:
- 110 mA
- Voltage - Supply Span (Min):
- 1.7 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOT-23-THIN
OPA4323IDYYR FAQ
1.How can I place an order for OPA4323IDYYR through Aetrix?
Please submit a Request for Quotation (RFQ) for OPA4323IDYYR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OPA4323IDYYR reliable?
The price and inventory of OPA4323IDYYR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA4323IDYYR is usually 5 days.
3.What payment methods are accepted for OPA4323IDYYR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA4323IDYYR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OPA4323IDYYR?
OPA4323IDYYR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OPA4323IDYYR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OPA4323IDYYR?
For technical support, including OPA4323IDYYR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA4323IDYYR requirements.
6.How does Aetrix verify that OPA4323IDYYR is sourced from the original manufacturer or authorized distributors?
All OPA4323IDYYR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA4323IDYYR meets industry standards.
7.What is the process for return or replacement of OPA4323IDYYR?
All OPA4323IDYYR units undergo pre-shipment inspection (PSI). If there is an issue with OPA4323IDYYR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OPA4323IDYYR part is unused and in its original packaging.
Return procedure for OPA4323IDYYR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OPA4323IDYYR Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

