Texas Instruments OPA602AU/2K5G4
- Part No.:
- OPA602AU/2K5G4
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
OPA602AU/2K5G4.pdf
- Description:
- IC OPAMP GP 1 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,415
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OPA602AU/2K5G4 from Texas Instruments is a precision dielectrically isolated FET (Difet®) operational amplifier optimized for high-speed, low-noise signal conditioning in instrumentation and data acquisition systems. It delivers 6.5MHz gain bandwidth, 35V/µs slew rate, ±3000µV max input offset voltage, ±1pA max input bias current, and 0.01% settling in 1µs - enabling accurate pulse amplification and ADC driver applications in ultrasound and professional audio.
For engineers reviewing the OPA602AU/2K5G4 datasheet, OPA602AU/2K5G4 pinout, OPA602AU/2K5G4 application, or OPA602AU/2K5G4 equivalent, key selection criteria include its unity-gain stability with 1500pF capacitive load drive, ultra-low bias current over full common-mode range, and SOIC-8 packaging suitable for high-density analog layouts requiring ESD-sensitive handling.
Technical Context
The OPA602AU/2K5G4 employs monolithic Difet® construction to simultaneously achieve high-speed performance and precision DC characteristics. Its cascode input stage maintains ±1pA bias current across ±10.2V common-mode input range while delivering 88dB minimum open-loop gain and 80dB supply rejection at ±15V operation.
This architecture enables stable unity-gain operation and robust drive capability into reactive loads - critical for data conversion front-ends and optoelectronic transimpedance stages where dynamic accuracy and low distortion must coexist with low input current errors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Bandwidth | 6.5MHz - supports stable closed-loop gain ≥1 with minimal phase margin degradation |
| Slew Rate | 35V/µs - ensures faithful reproduction of fast 20Vp-p pulses without slewing distortion |
| Input Offset Voltage | ±3000µV max - laser-trimmed for precision DC-coupled sensor interfaces |
| Input Bias Current | ±1pA max - enables high-impedance photodiode and piezoelectric sensor interfacing |
| Settling Time | 1µs to 0.01% - meets timing requirements for 1MSPS SAR ADC drivers |
| Capacitive Load Drive | 1500pF - eliminates need for isolation resistors in cable-driven outputs |
| Supply Voltage Range | ±5V to ±18V - accommodates both low-power portable and high-dynamic-range industrial rails |
Pinout & Package
OPA602AU/2K5G4 is housed in an 8-pin SOIC (D package), JEDEC MS-012 compliant, with 1.27mm pitch and moisture sensitivity level 3 (260°C reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Offset Trim (–) | Connects to potentiometer wiper for manual nulling of input offset voltage |
| 2 | Inverting Input (–In) | High-impedance node for feedback networks; requires guarding against PCB leakage |
| 3 | Noninverting Input (+In) | Dielectrically isolated FET input; bias current independent of common-mode voltage |
| 4 | Negative Supply (–VS) | Ground reference for negative rail; must be bypassed with 0.1µF ceramic capacitor |
| 5 | Offset Trim (+) | Connects to potentiometer end for symmetric trim adjustment |
| 6 | Output | Capable of ±11.5V swing into 1kΩ; drives up to 1500pF without oscillation |
| 7 | Positive Supply (+VS) | Power rail input; requires local 0.1µF + optional 1µF tantalum bypass |
| 8 | No Connection (NC) | Internally unused; must remain unconnected per TI design guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Difet® input structure | Combines 1pA bias current with 13nV/√Hz voltage noise at 1kHz - rare for FET op amps |
| Laser-trimmed offset | ±3000µV max at 25°C enables DC-coupled medical sensor front-ends without external trimming |
| Unity-gain stable | Operates stably at gain = +1 with >45° phase margin into 1500pF - simplifies layout vs. compensated alternatives |
| Wide common-mode range | ±10.2V input range allows direct connection to ±10V industrial sensors without level-shifting |
| Low THD+N | 0.001% at 1kHz (6.5Vrms, 1kΩ load) supports professional audio line-driver requirements |
Applications
| Ultrasound Imaging Front-End | Professional Audio Line Driver |
|---|---|
Use Scenario: Amplifying weak, wideband echo signals from piezoelectric transducers before digitization. IC Role / Device Role / Timing Role: Low-noise, high-slew-rate transimpedance and gain stage in receive path. Use Value: 13nV/√Hz input voltage noise and 35V/µs slew rate preserve time-of-flight resolution and harmonic fidelity in B-mode imaging. |
Use Scenario: Driving balanced 600Ω studio interconnects from DAC outputs with minimal coloration. IC Role / Device Role / Timing Role: Unity-gain buffer with low THD+N and high output current capability. Use Value: 0.001% THD+N at 1kHz and ±20mA output current ensure transparent signal transfer in mastering-grade equipment. |
| Medical Patient Monitoring | High-Speed Data Acquisition |
Use Scenario: Conditioning biopotential signals (ECG, EEG) with high common-mode rejection and no DC drift. IC Role / Device Role / Timing Role: Precision instrumentation amplifier input stage with guarded layout support. Use Value: ±1pA bias current prevents electrode polarization errors; 88dB CMRR maintains signal integrity amid 50/60Hz interference. |
Use Scenario: Buffering and driving multiplexed sensor outputs into successive-approximation ADC inputs. IC Role / Device Role / Timing Role: Settling-optimized driver ensuring <1µs acquisition window closure. Use Value: 1µs to 0.01% settling enables reliable sampling at 1MSPS without aperture uncertainty penalties. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed precision op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA627AU | Higher precision (±25µV offset), lower noise (5.5nV/√Hz), but 27V/µs slew rate and higher cost | Better for DC-critical sensor interfaces; less suitable for fast pulse applications | Select OPA627AU when sub-100µV offset dominates over slew rate; OPA602AU/2K5G4 preferred for mixed-signal timing-critical designs |
| AD8065ARZ | Higher bandwidth (145MHz), higher slew rate (180V/µs), but bipolar input (2.5µA bias current) and no offset trim pins | Optimized for video and RF; unsuitable for high-Z sensor nodes or DC-coupled medical use | Choose AD8065ARZ only for AC-coupled, high-frequency signal paths; OPA602AU/2K5G4 remains optimal for precision analog front-ends |
Compared with OPA627AU and AD8065ARZ, the OPA602AU/2K5G4 uniquely balances FET-level input impedance, moderate speed, and on-chip offset trim - making it the most practical choice for production-grade ultrasound, audio, and medical instrumentation where reliability, layout simplicity, and parametric consistency matter.
Availability
OPA602AU/2K5G4 is available at Aetrix Electronics and suitable for ultrasound imaging systems, professional audio equipment, and medical patient monitoring devices requiring stable component supply across long product lifecycles.
Supply support for OPA602AU/2K5G4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of heritage in precision op amp innovation.
The OPA602AU/2K5G4 belongs to TI's legacy Difet® precision op amp family, engineered specifically for applications demanding simultaneous high speed, ultra-low input current, and DC accuracy - such as sonar, medical diagnostics, and test instrumentation.
FAQ
What is the maximum capacitive load the OPA602AU/2K5G4 can drive while remaining stable?
The OPA602AU/2K5G4 is specified to drive up to 1500pF in unity-gain configuration without oscillation or phase margin degradation. This capability eliminates the need for series isolation resistors in many cable-driving applications, unlike many high-speed op amps that require compensation networks for loads above 100pF. Stability is verified per TI's SBOS155A datasheet under standard test conditions with ±15V supplies.
Does the OPA602AU/2K5G4 require external offset nulling in typical applications?
Yes - the OPA602AU/2K5G4 includes dedicated offset trim pins (Pins 1 and 5) and is designed for manual nulling using a 100kΩ potentiometer, as shown in Figure 2 of the SBOS155A datasheet. While its ±3000µV max offset is suitable for many AC-coupled uses, DC-critical applications like ECG front-ends benefit from trimming to reduce drift-induced baseline wander.
Is the OPA602AU/2K5G4 pin-compatible with other variants in the OPA602 family?
Yes - all OPA602 variants (AP, BP, AU, etc.) share identical SOIC-8 (D) or PDIP-8 (P) footprints and pinouts. The OPA602AU/2K5G4 uses the same SOIC-8 package and terminal assignment as OPA602AU and OPA602AUE4, enabling drop-in replacement within the same package type. However, offset voltage grade and temperature range differ between variants.
What is the recommended power supply bypassing scheme for the OPA602AU/2K5G4?
TI recommends placing a 0.1µF ceramic capacitor directly between each supply pin (Pins 4 and 7) and ground, with leads as short as possible. For applications involving heavy transient loads or fast edge rates, adding a 1.0µF tantalum capacitor in parallel improves high-current delivery. These components must be located within 5mm of the device pins to maintain stability and minimize noise coupling.
How does the Difet® construction of the OPA602AU/2K5G4 improve performance over standard JFET op amps?
Difet® (dielectrically isolated FET) construction in the OPA602AU/2K5G4 achieves ±1pA max input bias current without sacrificing voltage noise - delivering 13nV/√Hz at 1kHz, far lower than typical JFET op amps. This results from reduced gate leakage via dielectric isolation, enabling stable high-impedance sensor interfacing across the full ±10.2V common-mode range without performance collapse.
OPA602AU/2K5G4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- Difet®
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 35V/µs
- Gain Bandwidth Product:
- 6.5 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 2 pA
- Voltage - Input Offset:
- 1 mV
- Current - Supply:
- 3mA
- Current - Output / Channel:
- 20 mA
- Voltage - Supply Span (Min):
- 10 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -25°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
OPA602AU/2K5G4 FAQ
1.How can I place an order for OPA602AU/2K5G4 through Aetrix?
Please submit a Request for Quotation (RFQ) for OPA602AU/2K5G4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OPA602AU/2K5G4 reliable?
The price and inventory of OPA602AU/2K5G4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA602AU/2K5G4 is usually 5 days.
3.What payment methods are accepted for OPA602AU/2K5G4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA602AU/2K5G4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OPA602AU/2K5G4?
OPA602AU/2K5G4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OPA602AU/2K5G4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OPA602AU/2K5G4?
For technical support, including OPA602AU/2K5G4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA602AU/2K5G4 requirements.
6.How does Aetrix verify that OPA602AU/2K5G4 is sourced from the original manufacturer or authorized distributors?
All OPA602AU/2K5G4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA602AU/2K5G4 meets industry standards.
7.What is the process for return or replacement of OPA602AU/2K5G4?
All OPA602AU/2K5G4 units undergo pre-shipment inspection (PSI). If there is an issue with OPA602AU/2K5G4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OPA602AU/2K5G4 part is unused and in its original packaging.
Return procedure for OPA602AU/2K5G4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OPA602AU/2K5G4 Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
