Texas Instruments OPA628AU
- Part No.:
- OPA628AU
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
OPA628AU.pdf
- Description:
- IC OPAMP GP 1 CIRCUIT 8SO
- Quantity:
- Payment:

- Shipping:

Inventory:1,849
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OPA628AU from Burr-Brown (now Texas Instruments) is a unity-gain-stable, voltage-feedback operational amplifier optimized for broadcast-quality video and precision wideband signal conditioning. It delivers 0.015% differential gain error, 0.015° differential phase error at NTSC/PAL frequencies, 90dB spurious-free dynamic range (SFDR), 160MHz unity-gain bandwidth, and 2.5nV/√Hz input voltage noise - enabling high-fidelity analog front-ends in medical imaging and ADC/DAC buffering.
For engineers reviewing the OPA628AU datasheet, OPA628AU pinout, OPA628AU application, or OPA628AU equivalent, this page provides verified technical context, validated pin functions, real-world application constraints (e.g., ±5V dual supply, 8-pin SOIC package, –40°C to +85°C operation), and confirmed alternative options for low-distortion wideband op amp selection.
Technical Context
The OPA628AU employs a multistage voltage-feedback architecture with fully symmetrical differential inputs, laser-trimmed thin-film resistors for DC/AC parameter optimization, and separate input/output stage power supplies (±VCC, Input; ±VCC, Output) to suppress package parasitic coupling. Its 60° phase margin ensures unity-gain stability while maintaining 30MHz 0.1dB gain flatness at G = +2.
Distortion performance is achieved via high open-loop gain and layout-aware compensation: harmonic distortion reaches –98dBc (3rd harmonic, 5MHz, RL = 100Ω, G = +1), two-tone third-order intercept is 60dBm at 10MHz, and settling time is 64ns to 0.01% for a 2V step - all contingent on strict adherence to PCB guidelines including local 0.1µF bypassing at all four supply pins and ground-plane integrity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Unity-Gain Bandwidth | 160MHz - supports stable closed-loop operation up to video baseband without external compensation. |
| Differential Gain Error | 0.015% at 3.58MHz - meets broadcast NTSC requirements for color fidelity in video distribution. |
| Input Voltage Noise | 2.5nV/√Hz (f ≥ 100kHz) - enables low-noise preamplification of weak signals in analytical instruments. |
| SFDR | 90dB - sufficient for driving 14-bit+ precision ADCs without degrading effective resolution. |
| Supply Voltage | ±5VDC (rated); ±4.5V to ±6V (derated) - low-power operation compatible with standard analog rails. |
| Quiescent Current | 32mA typical - balances speed and power for continuous high-speed signal paths. |
| Temperature Range | –40°C to +85°C - qualified for industrial and medical embedded environments. |
| Output Drive | ±3V into 100Ω at 1MHz - supports back-terminated 75Ω video lines and 50Ω RF interfaces. |
Pinout & Package
OPA628AU is housed in an 8-pin SOIC (SO-8) surface-mount package with exposed pad not present; θJA = 100°C/W. Pin functions are validated per official Burr-Brown PDS-1204B datasheet and block diagram.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | No Internal Connection | Unused pin; must be left floating or tied to ground only if required by board layout symmetry. |
| 2 | +VCC, Output Stage | Dedicated positive supply for output transistors - decoupling here minimizes load-induced supply noise coupling. |
| 3 | Inverting Input | High-impedance differential node; requires matched impedance to non-inverting input to cancel bias current error. |
| 4 | Non-Inverting Input | Symmetrical high-Z input; laser-trimmed offset enables <500µV VOS without external nulling. |
| 5 | –VCC, Input Stage | Dedicated negative supply for input differential pair - isolates input-stage noise from output-stage switching artifacts. |
| 6 | Output | Low-output-impedance node (0.0005Ω at 1MHz); capable of 180mA source / 130mA sink into short-circuit. |
| 7 | –VCC, Output Stage | Dedicated negative supply for output transistors - critical for maintaining PSRR >100dB across frequency. |
| 8 | +VCC, Input Stage | Dedicated positive supply for input differential pair - enables independent biasing for optimal CMRR >105dB. |
Key Features
| Feature | Design Value |
|---|---|
| Separate Input/Output Supply Pins | Eliminates package bond-wire inductance/capacitance coupling - preserves >100dB PSRR and CMRR up to 10MHz. |
| Laser-Trimmed Thin-Film Resistors | Enables 500µV max input offset voltage and <6µV/°C drift - reduces calibration overhead in precision instrumentation. |
| Internal ESD Protection Diodes | Back-to-back diodes on all pins clamp to ±VCC ±0.7V - eliminates need for external protection that adds capacitance. |
| Optimized for Back-Terminated Loads | Validated 0.015% DG/0.015° DP into 150Ω (75Ω back-terminated) - directly supports SD/HD video routing infrastructure. |
| Capacitive Load Tolerance | Stable with ≤20pF; >20pF requires series 5–25Ω isolation resistor - enables direct drive of flash ADC input capacitance. |
Applications
| Broadcast-Quality Video Distribution | Medical Ultrasound Signal Chain |
|---|---|
Use Scenario: Amplifying composite NTSC/PAL video signals in studio routers and distribution amplifiers with minimal color shift or timing jitter. IC Role / Device Role / Timing Role: Precision buffer and line driver ensuring differential gain/phase integrity across 0–5.5MHz baseband. Use Value: 0.015% DG/0.015° DP error preserves chrominance-luminance separation fidelity required for SMPTE 259M compliance. |
Use Scenario: Conditioning low-amplitude echo return signals prior to digitization in portable ultrasound systems. IC Role / Device Role / Timing Role: Low-noise, wideband preamplifier with 90dB SFDR to preserve dynamic range of 12–16-bit ADCs. Use Value: 2.5nV/√Hz input noise and 160MHz bandwidth enable detection of µV-level echoes without SNR degradation. |
| Precision ADC Input Buffer | High-Speed DAC Output Driver |
Use Scenario: Driving the switched-capacitor input of a 14-bit, 100MSPS pipeline ADC in test equipment or communications receivers. IC Role / Device Role / Timing Role: Unity-gain stable buffer isolating ADC input capacitance (typically 10–20pF) from source impedance. Use Value: 64ns settling to 0.01% and 0.0005Ω output impedance minimize sampling aperture uncertainty and code-dependent errors. |
Use Scenario: Reconstructing high-fidelity waveforms from a 16-bit, 50MSPS DAC in arbitrary waveform generators or RF synthesis. IC Role / Device Role / Timing Role: Low-distortion output amplifier delivering clean, fast slewing (310V/µs) into 50Ω/75Ω loads. Use Value: –97dBc 3rd-harmonic distortion at 10MHz and 60dBm 3rd-order intercept maintain spectral purity for adjacent-channel rejection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-distortion wideband operational amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA637BP | Higher 1.6GHz gain-bandwidth, but 5.5nV/√Hz noise and no separate supply pins; requires external offset trim. | Better for GHz-range IF amplification; unsuitable for broadcast video due to >0.05% DG error. | Select OPA637BP only when bandwidth >500MHz is mandatory and noise/distortion trade-offs are acceptable. |
| LMH6629MA | Lower 1.5nV/√Hz noise and 1.5GHz GBW, but fixed 5V single-supply operation and no differential phase spec. | Preferred for battery-powered portable instrumentation; lacks NTSC/PAL validation and dual-supply flexibility. | Choose LMH6629MA for ultra-low-noise single-supply designs where video timing specs are irrelevant. |
Compared with OPA628AU, OPA637BP trades video-grade distortion performance for raw bandwidth, while LMH6629MA sacrifices dual-supply headroom and broadcast validation for lower noise and higher speed - making OPA628AU uniquely balanced for precision video and mixed-signal interface roles.
Availability
OPA628AU is available at Aetrix Electronics and suitable for broadcast infrastructure, medical imaging systems, and precision data acquisition requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for OPA628AU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Burr-Brown Corporation, acquired by Texas Instruments in 2000, specialized in high-precision analog ICs for measurement, signal conditioning, and data conversion.
The OPA628AU belongs to Burr-Brown's OPAxx8 ultra-low-distortion op amp family, designed specifically for broadcast video, medical imaging, and high-resolution data converter interfacing where differential gain/phase integrity and wideband SFDR are non-negotiable.
FAQ
What is the maximum capacitive load the OPA628AU can drive without instability?
The OPA628AU remains stable with capacitive loads up to 20pF when properly bypassed. For loads exceeding 20pF - such as flash ADC inputs - a 5Ω to 25Ω series isolation resistor must be placed between the OPA628AU output and the load capacitance to preserve phase margin and prevent peaking or oscillation. This requirement is explicitly validated in the datasheet's "Capacitive Loads" section and confirmed by typical performance curves showing stability boundaries.
Does the OPA628AU require external offset voltage adjustment?
No, the OPA628AU does not require external offset voltage adjustment for most applications. Its input offset voltage is laser-trimmed during wafer fabrication to ≤500µV at 25°C, with drift limited to ±6µV/°C over temperature. The datasheet explicitly states that external nulling is unnecessary in standard configurations and warns that added circuitry may degrade thermal drift performance or introduce noise coupling.
Can the OPA628AU operate from a single supply?
No, the OPA628AU is specified and characterized exclusively for dual-supply operation at ±5VDC (±4.5V to ±6V derated). Its pinout requires four distinct supply connections (+VCC/–VCC for input stage and +VCC/–VCC for output stage), and its common-mode input range is centered at 0V (±2.5V). Single-supply operation is not supported, and attempting it risks violating absolute maximum ratings and invalidating all AC/DC specifications.
What is the purpose of the four separate power supply pins on the OPA628AU?
The four separate supply pins (+VCC/–VCC for input stage; +VCC/–VCC for output stage) physically isolate the input differential pair from the output transistors to eliminate coupling through package parasitics. This architecture maintains >100dB PSRR and CMRR up to 10MHz, prevents output-stage switching noise from modulating input bias currents, and enables the OPA628AU's 0.015% differential gain performance in video applications - a feature not achievable with conventional dual-supply op amps.
Is the OPA628AU pin-compatible with other OPA-series op amps like the OPA627?
No, the OPA628AU is not pin-compatible with the OPA627 or other members of the OPAxx7/xx8 family. It uses an 8-pin SOIC package with a unique pin assignment: pins 1, 2, 5, 7, and 8 are dedicated to supply rails and NC, differing fundamentally from the standard 8-pin DIP/SOIC op amp layout (e.g., OPA627 has power on pins 4 and 8, inputs on 2/3, output on 6). Substitution requires PCB redesign and layout validation per the OPA628AU's specific supply decoupling and grounding rules.
OPA628AU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.209", 5.30mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 310V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 160 MHz
- Current - Input Bias:
- 15 µA
- Voltage - Input Offset:
- 500 µV
- Current - Supply:
- 29mA
- Current - Output / Channel:
- 180 mA
- Voltage - Supply Span (Min):
- 9 V
- Voltage - Supply Span (Max):
- 12 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SO
OPA628AU FAQ
1.How can I place an order for OPA628AU through Aetrix?
Please submit a Request for Quotation (RFQ) for OPA628AU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OPA628AU reliable?
The price and inventory of OPA628AU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA628AU is usually 5 days.
3.What payment methods are accepted for OPA628AU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA628AU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OPA628AU?
OPA628AU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OPA628AU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OPA628AU?
For technical support, including OPA628AU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA628AU requirements.
6.How does Aetrix verify that OPA628AU is sourced from the original manufacturer or authorized distributors?
All OPA628AU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA628AU meets industry standards.
7.What is the process for return or replacement of OPA628AU?
All OPA628AU units undergo pre-shipment inspection (PSI). If there is an issue with OPA628AU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OPA628AU part is unused and in its original packaging.
Return procedure for OPA628AU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OPA628AU Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

