Texas Instruments OPA828IDGNT
- Part No.:
- OPA828IDGNT
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-PowerTSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
OPA828IDGNT.pdf
- Description:
- HIGH-SPEED (45 MHZ AND 150 V/S),
- Quantity:
- Payment:

- Shipping:

Inventory:2,941
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OPA828IDGNT from Texas Instruments is a single-channel, JFET-input operational amplifier optimized for high-precision, low-noise signal conditioning in demanding analog front ends. It delivers 45 MHz gain bandwidth, 150 V/µs slew rate, and 60 nVRMS (0.1–10 Hz) input voltage noise - enabling 14-bit settling in 120 ns. Its ±25 µV max offset voltage and 0.2 µV/°C drift support stable DC-coupled measurement in lab instrumentation and ultrasound scanner receive chains.
For engineers reviewing the OPA828IDGNT datasheet, OPA828IDGNT pinout, OPA828IDGNT application, or OPA828IDGNT equivalent, key selection criteria include its HVSSOP-8 thermal performance, MUX-friendly inputs with no phase reversal, and compatibility with ±4 V to ±18 V dual supplies in high-impedance sensor interfaces requiring sub-100 nV/√Hz noise at 1 kHz.
Technical Context
The OPA828IDGNT implements a laser-trimmed JFET input stage on a high-voltage SiGe-complementary process, enabling simultaneous precision DC performance and wideband AC response. Its internal phase-reversal protection eliminates output inversion when inputs exceed common-mode limits, while the overload power limiter safeguards against sustained overdrive.
It features a fully differential input architecture with >1012 Ω || 9 pF common-mode impedance and 13.5 Ω open-loop output impedance at 1 MHz. The device operates with 5.5 mA typical quiescent current per channel and supports capacitive loads up to 30 pF without external compensation in unity-gain stable configuration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain bandwidth | 45 MHz - enables stable closed-loop operation up to 10 MHz with G ≥ 2, supporting high-speed data acquisition sampling rates. |
| Slew rate | 150 V/µs - ensures distortion-free reproduction of fast 10-V step signals in transimpedance and pulse amplification stages. |
| Input voltage noise | 4 nV/√Hz @ 1 kHz - critical for preserving SNR in low-level sensor signal chains such as photodiode or piezoelectric interfaces. |
| Input offset voltage | ±25 µV (max) - reduces DC error in precision ±10-V front ends and 16–18-bit mixed-signal systems without calibration. |
| Input bias current | ±0.1 pA (max) - minimizes voltage error across high-value feedback networks (>100 MΩ) used in electrometer-grade applications. |
| Supply range | ±4 V to ±18 V - supports operation from low-power portable instruments to industrial ±15-V rails without level-shifting circuitry. |
| 14-bit settling time | 120 ns - meets timing budgets for high-throughput ADC drivers in 1 MSps+ DAQ systems with minimal dead time. |
Pinout & Package
OPA828IDGNT is housed in an 8-pin HVSSOP (DGN) package with exposed thermal pad. This thermally enhanced package achieves 56.7°C/W junction-to-ambient resistance and requires soldering the thermal pad to a ground or negative supply plane for optimal thermal performance and input leakage control.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 5, 8 | No-connect (NC) | Internally unconnected; may be left floating or tied to ground for mechanical stability - no electrical function. |
| 2 | Inverting input (–IN) | Differential input node with >1012 Ω impedance; accepts signals within (V–)+2.5 V to (V+)-3.5 V common-mode range. |
| 3 | Noninverting input (+IN) | High-impedance input with MUX-friendly behavior - remains stable during input switching without phase reversal. |
| 4 | Negative supply (V–) | Lowest potential rail; thermal pad must be tied to V– or ground to minimize leakage current into input pins. |
| 6 | Output (OUT) | Capable of sourcing/sinking ±30 mA linearly; drives 600 Ω loads with <0.0061% settling error in 120 ns. |
| 7 | Positive supply (V+) | Highest potential rail; supports up to ±18 V operation; PSRR of 1.4 µV/V ensures immunity to supply ripple. |
Key Features
| Feature | Design Value |
|---|---|
| Laser-trimmed offset & drift | ±25 µV max offset and ±0.2 µV/°C max drift over –40°C to +125°C - eliminates need for system-level nulling in field-deployed equipment. |
| MUX-friendly inputs | No phase reversal or latch-up when inputs exceed common-mode range - enables direct connection to multiplexed sensor arrays without external clamping diodes. |
| Overload power limiter | Prevents thermal runaway during sustained output saturation - protects amplifier integrity in fault conditions like shorted feedback paths. |
| Thermally enhanced HVSSOP | 56.7°C/W RθJA and exposed thermal pad - sustains full performance at 125°C ambient in compact PCB layouts without heatsinks. |
| High CMRR & PSRR | 108 dB CMRR and 1.4 µV/V PSRR - rejects interference from noisy digital sections and unregulated power rails in mixed-signal PCBs. |
Applications
| Data Acquisition Systems | Ultrasound Scanner Front Ends |
|---|---|
Use Scenario: High-resolution 16–18-bit SAR or sigma-delta ADC driver in benchtop or portable DAQ modules. IC Role / Device Role / Timing Role: Precision buffer and gain stage with 120 ns 14-bit settling, minimizing aperture uncertainty and code transitions. Use Value: Enables 1 MSps throughput with <0.0061% linearity error, directly interfacing to ADC reference buffers without additional op-amp staging. | Use Scenario: Low-noise transimpedance amplifier for echo signal conditioning in phased-array ultrasound receivers. IC Role / Device Role / Timing Role: JFET-input TIA with 4 nV/√Hz noise density and 0.1 pA bias current, preserving weak RF echo fidelity. Use Value: Achieves >70 dB dynamic range in 5–15 MHz band by suppressing input-referred noise floor below 100 nV/√Hz. |
| Lab Instrumentation Amplifiers | Optical Module Signal Conditioning |
Use Scenario: DC-coupled, low-drift gain block in programmable gain instrumentation amplifiers for oscilloscopes and source-measure units. IC Role / Device Role / Timing Role: Precision gain stage with ±25 µV offset and 0.2 µV/°C drift, maintaining accuracy across temperature cycling. Use Value: Eliminates warm-up drift-induced calibration drift in Class I metrology tools operating over –20°C to +70°C ambient. | Use Scenario: Post-amplifier for photodiode outputs in fiber-optic transceivers and LiDAR time-of-flight modules. IC Role / Device Role / Timing Role: High-Z, low-bias-current amplifier driving 50-Ω transmission lines with 150 V/µs slew rate for pulse fidelity. Use Value: Preserves nanosecond-scale pulse edges and sub-millivolt resolution in 10 Gbps optical link monitoring circuits. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-precision, low-noise op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA827ID | SOIC-8 package; higher 50 µV max offset and 0.45 µV/°C drift; same 45 MHz GBW and 4 nV/√Hz noise. | Lacks thermal pad and HVSSOP thermal performance; less suitable for high-ambient or space-constrained designs. | Select OPA827ID only if SOIC-8 footprint and lower thermal requirements align with legacy board layouts. |
| ADA4625-1ACPZ-R7 | Faster 80 MHz GBW but higher 7 nV/√Hz noise; 0.5 pA bias current; different pinout and ±5 V to ±15 V supply range. | Better for wideband filtering but inferior low-frequency noise performance; not drop-in compatible due to pin mismatch. | Choose ADA4625-1 when bandwidth >60 MHz is required and 0.1–10 Hz noise is secondary to AC fidelity. |
Compared with OPA828IDGNT, OPA827ID trades thermal performance and drift for SOIC compatibility, while ADA4625-1 prioritizes speed over sub-100 nV/√Hz noise - making OPA828IDGNT the optimal choice for DC-stable, low-noise, thermally constrained precision analog front ends.
Availability
OPA828IDGNT is available at Aetrix Electronics and suitable for data acquisition systems, ultrasound scanners, lab instrumentation, and optical module designs requiring stable component supply with guaranteed long-term manufacturability.
Supply support for OPA828IDGNT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in high-performance op-amps and precision signal-chain solutions.
The OPAx828 product line was designed specifically for high-resolution, low-drift, low-noise analog signal conditioning in test & measurement, medical imaging, and industrial sensing applications where DC accuracy and wideband fidelity must coexist.
FAQ
What is the maximum capacitive load the OPA828IDGNT can drive without instability?
The OPA828IDGNT is unity-gain stable and can drive up to 30 pF capacitive load with minimal overshoot (<8%) and 57° phase margin under standard test conditions (VO = 10 mVPP, CL = 30 pF). For heavier loads, external isolation resistors (e.g., 25 Ω in series with output) restore stability without degrading 14-bit settling time. This capability simplifies layout in ADC driver and cable-driving applications where stray capacitance exceeds 20 pF.
Does the OPA828IDGNT require external compensation for gain-of-10 operation?
No, the OPA828IDGNT does not require external compensation for gain-of-10 operation. Its internal compensation ensures stability across all gains ≥ 1, including G = 10, with measured phase margin >57° and closed-loop bandwidth matching theoretical GBW/10 ≈ 4.5 MHz. This eliminates the need for external capacitors or feedback network adjustments in fixed-gain instrumentation amplifier stages using OPA828IDGNT.
How does the thermal pad on the OPA828IDGNT package affect electrical performance?
The thermal pad on the OPA828IDGNT is electrically isolated (>10 MΩ) from the die but must be soldered to V− or ground to minimize input leakage current. Leaving it floating increases input bias current by up to 10× due to surface contamination paths. TI specifies tying the pad to V− for optimal 0.1 pA bias current performance and reduced 0.1–10 Hz noise coupling - a requirement confirmed in the PowerPAD Design Considerations section of the SBOS671D datasheet.
Can the OPA828IDGNT operate from a single 12-V supply?
Yes, the OPA828IDGNT supports single-supply operation from 8 V to 36 V, including 12 V. With V+ = 12 V and V− = 0 V, its input common-mode range extends from +2.5 V to +8.5 V, and output swings within 1.2 V of each rail (0.9–11.1 V) into 10 kΩ. This allows use in automotive body-control modules and industrial PLC analog I/O where only a single positive rail is available - provided input signals remain within the validated CM range.
What is the overload recovery time specification for the OPA828IDGNT?
The OPA828IDGNT recovers from output saturation in 55 ns (typical) when configured with G = –10, as measured from the end of overload to within 0.0244% (12-bit) of final value. This fast recovery is enabled by its internal overload power limiter and robust JFET input stage, making it suitable for multiplexed sensor systems where rapid channel switching demands minimal settling delay after transient overloads - a key advantage over older OPA627-based designs.
OPA828IDGNT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-PowerTSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- J-FET
- Number of Circuits:
- 1
- Output Type:
- Single-Ended
- Slew Rate:
- 150V/µs
- Gain Bandwidth Product:
- 45 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 0.2 pA
- Voltage - Input Offset:
- 25 µV
- Current - Supply:
- 5.5mA
- Current - Output / Channel:
- 30 mA
- Voltage - Supply Span (Min):
- 8 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
OPA828IDGNT FAQ
1.How can I place an order for OPA828IDGNT through Aetrix?
Please submit a Request for Quotation (RFQ) for OPA828IDGNT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OPA828IDGNT reliable?
The price and inventory of OPA828IDGNT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA828IDGNT is usually 5 days.
3.What payment methods are accepted for OPA828IDGNT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA828IDGNT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OPA828IDGNT?
OPA828IDGNT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OPA828IDGNT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OPA828IDGNT?
For technical support, including OPA828IDGNT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA828IDGNT requirements.
6.How does Aetrix verify that OPA828IDGNT is sourced from the original manufacturer or authorized distributors?
All OPA828IDGNT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA828IDGNT meets industry standards.
7.What is the process for return or replacement of OPA828IDGNT?
All OPA828IDGNT units undergo pre-shipment inspection (PSI). If there is an issue with OPA828IDGNT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OPA828IDGNT part is unused and in its original packaging.
Return procedure for OPA828IDGNT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OPA828IDGNT Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

