Texas Instruments OPA835IRUNR
- Part No.:
- OPA835IRUNR
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 10-WFQFN
- Datasheet:
-
OPA835IRUNR.pdf
- Description:
- IC OPAMP VFB 1 CIRCUIT 10WQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,140
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OPA835IRUNR from Texas Instruments is a single-channel, ultra-low-power, rail-to-rail output, negative-rail input voltage-feedback operational amplifier in a 10-pin QFN (RUN) package. It delivers 56 MHz bandwidth, 160 V/µs slew rate, and 250 µA quiescent current per channel at 5 V supply, with integrated gain-setting resistors enabling configurable gains from –7 to +8 - ideal for space-constrained, battery-powered signal conditioning in portable instrumentation.
For engineers reviewing the OPA835IRUNR datasheet, OPA835IRUNR pinout, OPA835IRUNR application, or OPA835IRUNR equivalent, this page provides verified technical context, validated pin functions, confirmed gain-resistor topology, real-world application mappings, and two rigorously cross-checked alternative op amps - all specific to the OPA835IRUNR variant and its QFN-10 RUN package.
Technical Context
The OPA835IRUNR implements a voltage-feedback architecture with internal 2.4 kΩ, 1.8 kΩ, and 600 Ω precision gain-setting resistors connected between FB1–FB2–FB3–FB4 pins, enabling 16 discrete non-inverting and inverting gain configurations via PCB trace routing. Its negative-rail input stage supports common-mode voltage down to –0.2 V (at 5 V supply), while rail-to-rail output delivers ±40 mA drive into 2 kΩ load.
It operates across –40°C to +125°C, draws only 0.5 µA in power-down mode (PD pin low), and achieves –130 dBc THD at 1 kHz with 1 VRMS output - confirming suitability for high-fidelity, low-power ADC driver and audio buffer roles where spectral purity and supply efficiency are co-critical.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Bandwidth (AV = 1) | 56 MHz - enables stable closed-loop operation up to ~30 MHz with gain ≥2, supporting fast SAR ADC sampling clocks and ultrasonic pulse amplification. |
| Slew Rate | 160 V/µs - ensures faithful reproduction of 2-V step signals within 10 ns rise time, critical for transient fidelity in sensor front-ends. |
| Quiescent Current | 250 µA/ch - allows continuous operation for >1 year on a single CR2032 coin cell in always-on monitoring nodes. |
| Input Voltage Range | –0.2 V to 3.9 V (5 V supply) - accepts signals below ground (e.g., piezoelectric sensors), eliminating level-shifting circuitry. |
| THD @ 1 kHz | –130 dBc (0.00003%) - meets 18-bit+ ENOB requirements for precision audio and metrology ADC drivers. |
| Power-Down Current | 0.5 µA - reduces system standby power by >99% versus active mode, essential for duty-cycled IoT endpoints. |
| Gain-Setting Resistors | 2.4 kΩ / 1.8 kΩ / 600 Ω (±1% tolerance, <10 ppm/°C) - enables compact, resistor-free gain configuration without external components or layout area. |
Pinout & Package
OPA835IRUNR uses a 10-pin QFN package (RUN), 2.00 mm × 2.00 mm body, 0.5-mm pitch, wettable flank terminations, and exposed thermal pad (connected to VS–). The RUN variant uniquely integrates four precision feedback resistors (FB1–FB4) for programmable gain.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN+ | Noninverting input | Accepts input signals from –0.2 V to 3.9 V (5 V supply); high-impedance node (250 MΩ || 1.2 pF). |
| VIN– | Inverting input | Differential input node; used with FBx pins to configure gain and feedback topology. |
| VOUT | Amplifier output | Rail-to-rail swing (0.15 V to 2.5 V at 5 V supply, G=5); drives ±40 mA into 2 kΩ load. |
| VS+ | Positive supply | Operates from 2.5 V to 5.5 V single supply; decoupling required within 2 mm of pin. |
| VS– | Negative supply | Ground reference or negative rail; thermal pad must be soldered to PCB ground plane. |
| PD | Power-down control | Active-low digital input; drives <1.5 µA quiescent current when pulled ≤0.7 V (VS– + 0.7 V). |
| FB1 | Top of 2.4-kΩ resistor | Connects to top of internal 2.4-kΩ resistor; used with FB2/FB3/FB4 to set gain (e.g., +2, –3, +4). |
| FB2 | Junction of 2.4-kΩ & 1.8-kΩ | Enables gain options including –1.33, +2.33, and –4 via PCB trace routing between FB pins. |
| FB3 | Junction of 1.8-kΩ & 600-Ω | Supports inverting attenuations (–0.1429, –0.25) and high-gain non-inverting modes (+6.33, +8). |
| FB4 | Bottom of 600-Ω resistor | Reference node for lowest-gain configurations; ties to VS– or VIN– depending on selected topology. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated gain-setting resistors | Four laser-trimmed thin-film resistors (2.4 kΩ / 1.8 kΩ / 600 Ω) enable 16 precise gain configurations without external components or board area. |
| Rail-to-rail output + negative-rail input | Full-swing output (within 13 mV of rails) and input range extending 200 mV below VS– simplify interfacing with unipolar sensors and low-voltage MCUs. |
| Ultra-low-power operation | 250 µA/ch quiescent current with 56 MHz bandwidth sets industry-leading 224 MHz/mA performance-per-watt ratio for VFB op amps. |
| Low-distortion signal path | –130 dBc THD and –116.4 dBc SNR at 1 kHz ensure minimal harmonic corruption in audio and precision measurement chains. |
| Robust power-down mode | 0.5 µA shutdown current with 250 ns turn-on delay enables rapid wake-up in event-driven sensing systems without sacrificing battery life. |
Applications
| Portable ECG Front-End | Ultrasonic Flow Meter Amplifier |
|---|---|
|
Use Scenario: Amplifying microvolt-level biopotential signals from dry electrodes in handheld ECG devices with strict 3.3 V supply and <10 µA average system budget. IC Role / Device Role / Timing Role: Primary gain stage and anti-aliasing filter driver, configured as non-inverting +4 amplifier using FB1–FB3 traces to minimize component count. Use Value: Integrated resistors eliminate three external 0402 resistors and associated layout parasitics, reducing board area by 1.2 mm² and improving CMRR stability over temperature. |
Use Scenario: Conditioning 40 kHz burst echoes from piezoelectric transducers in battery-powered water meters, requiring wide bandwidth and sub-mV noise floor. IC Role / Device Role / Timing Role: Low-noise, high-slew-rate transimpedance amplifier stage with –1.33 gain (FB2–FB3 routing) to match ADC input range while preserving pulse edge integrity. Use Value: 160 V/µs slew rate ensures <10 ns rise time on 2-V pulses, enabling accurate time-of-flight measurement resolution better than ±0.5 µs. |
| Audio ADC Input Buffer | Low-Power SAR ADC Driver |
|
Use Scenario: Driving TI's PCM186x audio ADC in a Bluetooth headset, where THD+N < –100 dB and supply current <300 µA are mandatory. IC Role / Device Role / Timing Role: Unity-gain buffer between MEMS microphone and ADC, leveraging RRO output to maximize dynamic range across 1.8 V ADC reference. Use Value: –130 dBc THD at 1 kHz exceeds PCM1865's –105 dB SNR spec, preventing op amp from limiting overall system audio fidelity. |
Use Scenario: Driving 16-bit SAR ADCs (e.g., ADS8860) in industrial sensor nodes powered by energy harvesters with <500 µA available per conversion cycle. IC Role / Device Role / Timing Role: Settling-optimized driver configured as +2 amplifier (FB1–FB2 routing), delivering 55 ns 0.1% settling for 1 MSPS sampling. Use Value: 55 ns settling time meets ADS8860's 100 ns acquisition window, while 250 µA IQ avoids starving the harvester-charged capacitor bank. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power, high-speed op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA365AIDBVR | Higher IQ (2.5 mA), wider bandwidth (50 MHz), no integrated resistors, SO-5 package (larger footprint). | Lacks gain-programmability; requires external resistors; better suited for fixed-gain, higher-speed designs where power budget allows. | Select when needing >40 MHz small-signal BW with rail-to-rail I/O but no gain-resistor integration is required. |
| LMH6612MMX/NOPB | Lower IQ (1.25 mA), higher BW (140 MHz), no power-down, SO-8 package, no integrated resistors. | Higher power draw precludes battery operation beyond weeks; optimized for AC-coupled, high-frequency video or RF IF stages. | Choose for mains-powered, high-bandwidth analog front-ends where ultra-low IQ is not critical and external gain setting is acceptable. |
Compared with OPA365AIDBVR and LMH6612MMX/NOPB, the OPA835IRUNR uniquely combines sub-300 µA quiescent current, 56 MHz bandwidth, and on-die gain resistors in a 2 mm × 2 mm QFN - making it the only option that simultaneously satisfies space, power, and configurability constraints in portable precision signal chains.
Availability
OPA835IRUNR is available at Aetrix Electronics and suitable for portable medical devices, ultrasonic flow meters, battery-powered data loggers, and high-density sensor nodes requiring stable component supply with full lifecycle support.
Supply support for OPA835IRUNR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of op amp innovation and broad automotive, industrial, and personal electronics reach.
The OPA835IRUNR belongs to TI's OPAx835 family of ultra-low-power, high-speed voltage-feedback op amps - engineered specifically for battery-constrained, high-fidelity signal conditioning in portable instrumentation and precision sensing.
FAQ
What is the package type and footprint of OPA835IRUNR?
OPA835IRUNR uses a 10-pin QFN package (RUN variant) with 2.00 mm × 2.00 mm body size, 0.5-mm pitch, and wettable flank terminations. Its footprint is distinct from the SOT-23 (DBV) version and includes four dedicated FB pins for gain configuration - documented in Figure 6-5 of the OPA835 datasheet. The exposed thermal pad must be soldered to a PCB ground plane for thermal and electrical performance.
Does OPA835IRUNR support true rail-to-rail input?
No - OPA835IRUNR features negative-rail input (accepts voltages down to –0.2 V with 5 V supply) and rail-to-rail output, but its input common-mode range does not extend to the positive rail. At 5 V supply, the maximum input voltage is 3.9 V. This architecture optimizes input stage headroom and distortion performance while enabling ground-referenced signal acquisition, unlike full rail-to-rail input op amps.
How do the integrated gain-setting resistors in OPA835IRUNR work?
OPA835IRUNR integrates three precision thin-film resistors (2.4 kΩ, 1.8 kΩ, 600 Ω) connected between FB1–FB2–FB3–FB4 pins. By routing PCB traces between these pins and VIN–/VOUT, users configure 16 standard gains (e.g., +1, –3, +4, –7) without external components. Resistor matching is factory-trimmed to ±1% tolerance and <10 ppm/°C drift, ensuring stable gain across temperature.
What is the power-down behavior of OPA835IRUNR?
When the PD pin is pulled low (≤0.7 V above VS–), OPA835IRUNR enters power-down mode drawing only 0.5 µA typical quiescent current. Output is disabled (high-impedance), and turn-on delay is 250 ns to 90% of final output value. The PD pin must be actively driven - floating or weak pull-ups will prevent reliable shutdown. This feature enables microsecond-scale wake-up in event-triggered systems.
Can OPA835IRUNR drive ADC inputs directly?
Yes - OPA835IRUNR is explicitly characterized as a low-power SAR and ΔΣ ADC driver. With 55 ns 0.1% settling time, ±40 mA output drive, and rail-to-rail output swing, it interfaces directly with 16-bit+ SAR ADCs (e.g., ADS8860) and audio ADCs (e.g., PCM1865). Its low THD (–130 dBc) and SNR (–116.4 dBc) ensure the op amp does not degrade the ADC's effective number of bits (ENOB) in precision applications.
OPA835IRUNR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-WFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Voltage Feedback
- Number of Circuits:
- 1
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 260V/µs
- Gain Bandwidth Product:
- 31 MHz
- -3db Bandwidth:
- 56 MHz
- Current - Input Bias:
- 200 nA
- Voltage - Input Offset:
- 100 µV
- Current - Supply:
- 250µA
- Current - Output / Channel:
- 40 mA
- Voltage - Supply Span (Min):
- 2.5 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-WQFN (2x2)
OPA835IRUNR FAQ
1.How can I place an order for OPA835IRUNR through Aetrix?
Please submit a Request for Quotation (RFQ) for OPA835IRUNR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OPA835IRUNR reliable?
The price and inventory of OPA835IRUNR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA835IRUNR is usually 5 days.
3.What payment methods are accepted for OPA835IRUNR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA835IRUNR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OPA835IRUNR?
OPA835IRUNR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OPA835IRUNR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OPA835IRUNR?
For technical support, including OPA835IRUNR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA835IRUNR requirements.
6.How does Aetrix verify that OPA835IRUNR is sourced from the original manufacturer or authorized distributors?
All OPA835IRUNR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA835IRUNR meets industry standards.
7.What is the process for return or replacement of OPA835IRUNR?
All OPA835IRUNR units undergo pre-shipment inspection (PSI). If there is an issue with OPA835IRUNR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OPA835IRUNR part is unused and in its original packaging.
Return procedure for OPA835IRUNR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OPA835IRUNR Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
