My Inquiry
My Account
Texas Instruments OPA847IDR
- Part No.:
- OPA847IDR
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
OPA847IDR.pdf
- Description:
- IC VOLTAGE FEEDBACK 1 CIRC 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,719
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OPA847IDR from Texas Instruments is a wideband, ultra-low-noise voltage-feedback operational amplifier with shutdown functionality, designed for high-dynamic-range signal conditioning. It delivers 3.9GHz gain bandwidth, 0.85nV/√Hz input voltage noise, and –105dBc harmonic distortion at 5MHz - enabling precision ADC preamplification, ultrasound channel amplification, and low-noise differential receiver applications.
For engineers reviewing the OPA847IDR datasheet, OPA847IDR pinout, OPA847IDR application, or OPA847IDR equivalent, this page provides verified specifications, SO-8 package terminal mapping, real-world transimpedance and differential driver use cases, and validated alternative op amps for wideband, low-distortion analog front-end design.
Technical Context
The OPA847IDR employs a voltage-feedback architecture optimized for stable operation at gains ≥ +12V/V, with external compensation enabling controlled frequency response in both inverting (e.g., –40V/V) and noninverting configurations. Its 3.9GHz gain bandwidth product supports flat 350MHz closed-loop bandwidth at G = +20 with 100Ω load.
It integrates a dedicated shutdown pin (Pin 8 in SO-8) that reduces supply current to < 1% of nominal (≤ 200µA) while maintaining 70dB off-isolation at 5MHz. Input stage features ultra-low 2.7kΩ || 2.0pF differential impedance and ±3.3V common-mode input range at ±5V supplies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Bandwidth Product | 3.9GHz - enables >350MHz closed-loop bandwidth at G=+20 for high-speed ADC drivers |
| Input Voltage Noise Density | 0.85nV/√Hz @ >1MHz - critical for photon-limited transimpedance amplifiers with photodiode capacitance |
| Harmonic Distortion | –105dBc (2nd/3rd, 5MHz, RL=500Ω) - ensures clean signal integrity in ultrasound and RF IF stages |
| Slew Rate | 950V/µs - supports fast settling (<20ns to 0.01%) for 2V step inputs in time-critical sampling systems |
| Supply Current | 18.1mA @ ±5V - balances ultra-wideband performance with power-constrained board-level thermal budgets |
| Shutdown Quiescent Current | ≤200µA - reduces system standby power by >99%, enabling duty-cycled sensor front ends |
| Stable Gain Range | G ≥ +12V/V - allows high-gain, low-noise amplification without external compensation in standard configurations |
Pinout & Package
OPA847IDR is packaged in an SO-8 (D) surface-mount package with exposed pad (θJA = 125°C/W), rated for –40°C to +85°C operation. Pin 1 is marked by a dot; Pin 8 is the shutdown control input.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | NC | No internal connection - must be left floating or grounded per layout best practices |
| 2 | Inverting Input (–) | Differential input node; 2.7kΩ || 2.0pF impedance; requires matched trace routing in high-frequency layouts |
| 3 | Noninverting Input (+) | Differential input node; 2.3MΩ || 1.7pF common-mode impedance; bias current cancellation resistor recommended |
| 4 | –VS | Negative supply rail (±5V typical); requires local 0.1µF + 6.8µF decoupling adjacent to pin |
| 5 | DIS | Active-low shutdown control; <1.5V disables amplifier; >3.5V enables; 150µA input bias at VDIS=0 |
| 6 | +VS | Positive supply rail (±5V typical); separate decoupling from –VS required for PSRR >90dB |
| 7 | Output | Class-AB output stage; drives 100Ω loads to ±2.9V; 0.003Ω closed-loop output impedance below 100kHz |
| 8 | NC | No internal connection - no routing or termination required |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low input voltage noise | 0.85nV/√Hz enables sub-picoampere-equivalent input-referred noise in transimpedance designs with CD ≤ 100pF |
| High slew rate with fast settling | 950V/µs slew and 20ns to 0.01% settling allow accurate capture of multi-GHz small-signal transients |
| Controlled gain stability | Stable at G ≥ +12V/V without external compensation - simplifies layout for fixed-gain ADC driver stages |
| Low-power shutdown mode | Reduces quiescent current to ≤200µA while preserving 70dB input-to-output isolation at 5MHz |
| Differential configuration support | Validated dual-amplifier circuit achieves <–90dBc distortion up to 30MHz for high-SFDR data converter interfaces |
Applications
| High-Dynamic-Range ADC Preamplifier | Wideband Transimpedance Amplifier |
|---|---|
Use Scenario: Driving the analog input of a 14-bit, 125MSPS ADC (e.g., ADS5500) in a communications receiver front end. IC Role / Device Role / Timing Role: Differential voltage gain stage providing 24.6dB gain, 2VPP output swing, and <5.1dB noise figure. Use Value: Achieves >74dB SNR at 5MHz due to 0.85nV/√Hz noise and –105dBc distortion, exceeding LMH6624 performance. | Use Scenario: Converting photocurrent from a 100pF OC-3 optical receiver diode into a voltage signal with 104MHz flat bandwidth. IC Role / Device Role / Timing Role: Transimpedance amplifier with 12kΩ gain, CF = 0.18pF compensation, and 74MHz feedback pole. Use Value: Delivers 3.0pA/√Hz equivalent input noise - 0.5pA/√Hz lower than alternatives with 2.0nV/√Hz input noise. |
| Ultrasound Channel Amplifier | Low-Noise Differential Receiver |
Use Scenario: Signal conditioning in portable ultrasound beamformer ASIC input paths requiring wide instantaneous bandwidth. IC Role / Device Role / Timing Role: Single-ended to differential conversion stage with G = +20, 350MHz bandwidth, and 60MHz 0.1dB flatness. Use Value: Enables >120dB dynamic range imaging via 0.85nV/√Hz noise floor and 950V/µs slew for pulse-echo fidelity. | Use Scenario: Receiving balanced RF/IF signals in software-defined radio front ends with 50Ω source termination. IC Role / Device Role / Timing Role: Inverting gain stage (G = –40) using 50Ω RG for matched input impedance and 240MHz bandwidth. Use Value: Provides 9.6GHz effective noise-gain bandwidth and –105dBc distortion at 5MHz, outperforming OPA687 in SFDR-critical paths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar wideband, low-noise operational amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA846IDR | 1.2nV/√Hz input noise, 1.75GHz GBP, 750V/µs slew, no shutdown pin | Better power efficiency (14.5mA), but 41% higher voltage noise limits sensitivity in photon-starved transimpedance designs | Select when 1.75GHz bandwidth suffices and shutdown is unnecessary; avoid for <100pF photodiode interfaces |
| LMH6624MA/NOPB | 1.3nV/√Hz noise, 1.5GHz GBP, 400V/µs slew, no shutdown, SO-8 package | Lower cost and proven reliability in production, but 54% higher noise and half the slew limit large-signal fidelity in ultrasound | Choose for cost-sensitive, moderate-bandwidth (<200MHz) receivers where OPA847IDR's 3.9GHz headroom is unused |
Compared with OPA847IDR, OPA846IDR trades 41% higher input noise for 20% lower supply current and no shutdown function, while LMH6624MA/NOPB offers lower cost at the expense of 54% higher noise and halved slew rate - making OPA847IDR the only option meeting <0.9nV/√Hz noise and >900V/µs slew in SO-8.
Availability
OPA847IDR is available at Aetrix Electronics and suitable for high-speed data acquisition, medical ultrasound imaging, optical receiver front ends, and test equipment requiring stable component supply with full traceability and long-term lifecycle support.
Supply support for OPA847IDR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of innovation in high-performance op amps and signal chain solutions.
The OPA847IDR belongs to TI's Ultra-Wideband Precision Op Amp family, engineered specifically for applications demanding simultaneous ultra-low noise, high slew rate, and GHz-class bandwidth - such as ADC drivers, optical receivers, and ultrasound beamformers.
FAQ
What is the minimum stable gain for OPA847IDR?
The OPA847IDR is specified as stable for noninverting gains ≥ +12V/V without external compensation. At G = +12, it exhibits up to 12dB peaking in frequency response; for flatter response, external compensation (e.g., CF across RF) is recommended. This gain constraint applies strictly to the OPA847IDR in SO-8 packaging per SBOS251E datasheet Section 6.4.
Does OPA847IDR support single-supply operation?
No - the OPA847IDR is designed for dual-supply operation with specified absolute maximum ratings of ±6.5V and recommended operating range of ±5V. Its input common-mode range extends to ±3.3V and output swing to ±2.9V under ±5V supplies; single-supply biasing is not characterized or supported for the OPA847IDR.
How does the shutdown pin (Pin 5) behave on OPA847IDR?
On the OPA847IDR in SO-8 package, Pin 5 is the DIS (disable) input. When pulled below 1.5V (max), it disables the amplifier and reduces quiescent current to ≤200µA. When floated or held above 3.5V (min), it enables normal operation. Input bias is 150µA at VDIS = 0V, and power-down/up times are 200ns/60ns respectively - all confirmed for the OPA847IDR in SBOS251E Section 6.7.
Can OPA847IDR drive 50Ω transmission lines directly?
Yes - the OPA847IDR output stage is characterized driving 100Ω and 500Ω loads, and its 0.003Ω closed-loop output impedance below 100kHz enables robust 50Ω source termination. For optimal 50Ω matching, place a series 20–50Ω resistor close to the output pin per TI layout guidelines; the OPA847IDR itself delivers ±2.9V into 100Ω and maintains –105dBc distortion at 5MHz under these conditions.
What is the thermal resistance (θJA) of OPA847IDR?
The OPA847IDR in SO-8 (D) package has a junction-to-ambient thermal resistance (θJA) of 125°C/W, measured with JEDEC-standard 2-layer board conditions. This value assumes proper PCB copper pour under the exposed pad and standard decoupling; actual θJA improves with enhanced heatsinking - a critical parameter for sustained 18.1mA operation in compact enclosures.
OPA847IDR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Voltage Feedback
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 950V/µs
- Gain Bandwidth Product:
- 3.9 GHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 19 µA
- Voltage - Input Offset:
- 100 µV
- Current - Supply:
- 18.1mA
- Current - Output / Channel:
- 100 mA
- Voltage - Supply Span (Min):
- 5 V
- Voltage - Supply Span (Max):
- 12 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
OPA847IDR FAQ
1.How can I place an order for OPA847IDR through Aetrix?
Please submit a Request for Quotation (RFQ) for OPA847IDR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OPA847IDR reliable?
The price and inventory of OPA847IDR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA847IDR is usually 5 days.
3.What payment methods are accepted for OPA847IDR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA847IDR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OPA847IDR?
OPA847IDR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OPA847IDR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OPA847IDR?
For technical support, including OPA847IDR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA847IDR requirements.
6.How does Aetrix verify that OPA847IDR is sourced from the original manufacturer or authorized distributors?
All OPA847IDR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA847IDR meets industry standards.
7.What is the process for return or replacement of OPA847IDR?
All OPA847IDR units undergo pre-shipment inspection (PSI). If there is an issue with OPA847IDR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OPA847IDR part is unused and in its original packaging.
Return procedure for OPA847IDR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OPA847IDR Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
