My Inquiry
My Account
Texas Instruments OPA859IDSGT
- Part No.:
- OPA859IDSGT
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-WFDFN Exposed Pad
- Datasheet:
-
OPA859IDSGT.pdf
- Description:
- IC OPAMP GP 1 CIRCUIT 8WSON
- Quantity:
- Payment:
- Shipping:
Inventory:369
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OPA859IDSGT from Texas Instruments is a high-speed, low-noise CMOS-input operational amplifier optimized for transimpedance amplifier (TIA) and voltage amplifier roles in optical time-of-flight (ToF) systems. It delivers 1.8GHz small-signal bandwidth, 3.3nV/√Hz input voltage noise, 1150V/µs slew rate, and operates from 3.3V to 5.25V supply with 20.5mA quiescent current - enabling high-bandwidth photodiode signal conditioning in LIDAR receivers.
For engineers reviewing the OPA859IDSGT datasheet, OPA859IDSGT pinout, OPA859IDSGT application, or OPA859IDSGT equivalent, key selection criteria include its 0.9GHz gain-bandwidth product in TIA configuration, ultra-low 10pA bias current for high-impedance photodiode interfaces, feedback-pin (FB) layout for minimized parasitic coupling, and –40°C to +125°C operation for industrial and automotive sensing environments.
Technical Context
The OPA859IDSGT is a voltage-feedback op amp with classic two-input/one-output topology, featuring an internal ESD protection structure with anti-parallel input clamping diodes and rail-to-rail common-mode input range extending to the negative supply. Its open-loop phase margin is ~63° in unity-gain configuration, supporting stable operation with minimal external compensation.
It integrates a dedicated feedback pin (FB) physically isolated by an NC pin from the inverting input, enabling direct on-package RF routing to reduce parasitic inductance - critical for maintaining >400MHz large-signal bandwidth (2VPP) and preserving 0.1dB flatness up to 140MHz in high-speed analog front ends.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Small-signal bandwidth | 1.8GHz at 100mVPP output - enables sub-nanosecond transient response in pulsed optical detection |
| Gain-bandwidth product | 900MHz - determines maximum stable closed-loop bandwidth in TIA designs with low photodiode capacitance |
| Input voltage noise | 3.3nV/√Hz at 1MHz - sets fundamental SNR limit for weak photocurrent amplification |
| Slew rate | 1150V/µs - supports clean 2VPP output swing without distortion at nanosecond-scale rise/fall times |
| Input bias current | ±0.5pA typical - preserves signal integrity with high-impedance SiPM or APD photodiodes |
| Supply voltage range | 3.3V to 5.25V - compatible with standard industrial and automotive power rails |
| Operating temperature | –40°C to +125°C - qualified for under-hood, factory-floor, and outdoor LIDAR deployments |
Pinout & Package
OPA859IDSGT is housed in an 8-pin WSON (DSG) package measuring 2mm × 2mm with exposed thermal pad, optimized for high-frequency PCB layout and thermal dissipation in compact optical modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 FB | Feedback connection | Internally tied to output; enables low-inductance RF routing adjacent to IN–, reducing stability risk |
| 2 NC | No connect | Must remain unconnected; provides physical isolation between FB and IN– pins to minimize capacitive coupling |
| 3 IN– | Inverting input | Primary input node for TIA configurations; accepts photocurrent from photodiode cathode |
| 4 IN+ | Noninverting input | Bias reference point; typically connected to VREF (midsupply or ground) for DC level shifting |
| 5 VS– | Negative supply | Connects to ground (single-supply) or negative rail (split-supply); thermal pad must be soldered to this net |
| 6 OUT | Amplifier output | Drives ADC inputs or differential drivers (e.g., THS4541); supports 2.5VPP swing in TIA mode |
| 7 VS+ | Positive supply | Accepts 3.3V–5.25V; PSRR of 66–74dB minimizes supply noise injection into signal path |
| 8 PD | Power-down control | Logic-high enables operation; logic-low reduces quiescent current to 70–140µA for duty-cycled ToF systems |
Key Features
| Feature | Design Value |
|---|---|
| Feedback pin (FB) layout | Dedicated pin adjacent to IN– with NC isolation enables <100pH loop inductance in TIA feedback paths |
| Ultra-low input capacitance | 0.2pF differential / 0.62pF common-mode - minimizes peaking and extends closed-loop bandwidth with high-CPD detectors |
| Wide common-mode input range | Extends to VS– and within 1.4V of VS+ - supports direct AC-coupled photodiode interfaces without level-shifting circuitry |
| Power-down functionality | 25ns turn-on / 120ns turn-off delays - allows precise synchronization with laser pulse timing in ToF systems |
| High slew rate + low noise synergy | 1150V/µs slew rate with 3.3nV/√Hz noise enables high-fidelity amplification of fast, low-amplitude optical pulses |
Applications
| Optical Time Domain Reflectometry (OTDR) | Laser Distance Measurement |
|---|---|
Use Scenario: Detecting backscattered light pulses in fiber-optic cables to locate faults or splices over distances up to 100km. IC Role / Device Role / Timing Role: Transimpedance amplifier converting nanoampere-level photocurrents into clean voltage signals for time-of-flight analysis. Use Value: 1.8GHz bandwidth resolves sub-meter spatial resolution; 10pA bias current prevents signal loss from high-impedance avalanche photodiodes. | Use Scenario: Measuring round-trip time of pulsed laser light reflected from targets in industrial automation and surveying equipment. IC Role / Device Role / Timing Role: Front-end amplifier in time-to-digital converter (TDC7201) receiver chain, conditioning photodiode output before edge detection. Use Value: 0.3ns rise/fall time ensures precise pulse edge fidelity; 2.5VPP output swing drives comparator inputs without additional gain stages. |
| Solid-State Scanning LIDAR | Silicon Photomultiplier (SiPM) Buffer |
Use Scenario: High-speed scanning of 3D point clouds in autonomous mobile robots and vacuum cleaners using MEMS mirrors and pulsed lasers. IC Role / Device Role / Timing Role: Low-noise, high-bandwidth TIA amplifying weak return signals from distant or low-reflectivity objects. Use Value: 3.3nV/√Hz noise floor preserves dynamic range for multi-target discrimination; –40°C to +125°C rating ensures reliability in uncontrolled environments. | Use Scenario: Amplifying fast, low-charge output pulses from SiPM arrays used in medical imaging and radiation detection. IC Role / Device Role / Timing Role: First-stage buffer isolating SiPM's high-capacitance node while delivering full-bandwidth signal to ADC or TDC. Use Value: 0.2pF differential input capacitance minimizes signal degradation; 900MHz GBWP maintains pulse shape integrity across array channels. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed transimpedance amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA858IDSGT | Higher 5.5GHz GBWP but requires minimum 7V/V gain; 2.5nV/√Hz noise; same 8-pin WSON package | Better suited for fixed-gain, high-bandwidth voltage amplification; less optimal for unity-gain TIA due to instability risk | Select OPA858IDSGT only when closed-loop gain ≥7V/V is acceptable and lower noise is prioritized over gain flexibility |
| OPA855IDSGT | Bipolar input (0.98nV/√Hz noise), 8GHz GBWP, 7V/V min stable gain, higher 5.7pF input capacitance | Superior noise performance for ultra-low-light applications, but increased input capacitance limits bandwidth with high-CPD detectors | Choose OPA855IDSGT when photon-starved conditions demand lowest possible noise and photodiode capacitance is <2pF |
Compared with OPA858IDSGT and OPA855IDSGT, the OPA859IDSGT uniquely balances 1.8GHz unity-gain bandwidth, 3.3nV/√Hz noise, and 10pA bias current - making it the only option among the three qualified for stable, low-noise, unity-gain TIA operation with photodiodes up to 20pF.
Availability
OPA859IDSGT is available at Aetrix Electronics and suitable for optical time-of-flight (ToF) receivers, solid-state LIDAR modules, and high-speed photodetection systems requiring stable component supply, extended temperature operation, and consistent parametric performance across production batches.
Supply support for OPA859IDSGT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in precision amplifiers and signal-chain solutions.
The OPA859IDSGT belongs to TI's high-speed precision op amp portfolio, designed specifically for optical sensing front ends where bandwidth, noise, and input impedance must be simultaneously optimized for time-resolved photon detection.
FAQ
What is the recommended feedback resistor value for OPA859IDSGT in a transimpedance amplifier configuration?
The OPA859IDSGT datasheet specifies RF = 2kΩ or 5kΩ for photodiode capacitance ranging from 0–20pF, with corresponding closed-loop bandwidths up to 150MHz and integrated input-referred noise below 150nARMS. For optimal stability and bandwidth trade-off, use RF = 2kΩ with low-capacitance photodiodes (<5pF) and RF = 5kΩ for higher capacitance detectors, always routing RF directly between FB (pin 1) and IN– (pin 3) per the recommended layout.
Does OPA859IDSGT support single-supply operation, and what is the input common-mode voltage range?
Yes, OPA859IDSGT supports true single-supply operation from 3.3V to 5.25V. Its input common-mode range extends from the negative supply (VS–) to within 1.4V of the positive supply (VS+), enabling direct connection of photodiode cathodes to IN– without level-shifting circuitry - a key advantage for compact, low-component-count ToF receiver designs.
How does the FB pin (pin 1) differ from the output pin (pin 6) in OPA859IDSGT, and why is it provided?
The FB pin (pin 1) is internally connected to the amplifier output (pin 6) but is physically separated by an NC pin (pin 2) to minimize parasitic coupling. This layout allows the feedback resistor to be placed adjacent to IN– (pin 3) on the same PCB side, reducing loop inductance and improving stability - especially critical in >100MHz TIA designs where traditional output-to-IN– routing introduces destabilizing capacitance.
What is the power-down behavior of OPA859IDSGT, and how does it affect system timing?
When the PD pin (pin 8) is pulled low (<0.65V), OPA859IDSGT enters power-down mode with quiescent current reduced to 70–140µA. Its turn-on delay is 25ns and turn-off delay is 120ns - enabling tight synchronization with laser pulse trains in time-of-flight systems, minimizing idle power without compromising measurement timing accuracy.
Can OPA859IDSGT drive a 200Ω load while maintaining its specified small-signal bandwidth?
Yes, OPA859IDSGT is characterized with RL = 200Ω in its electrical specifications, delivering 1.8GHz small-signal bandwidth and 400MHz large-signal bandwidth (2VPP) under those conditions. Its 0.15Ω closed-loop output impedance at 1MHz ensures minimal gain loss and phase shift when driving 200Ω ADC inputs or downstream comparators in high-speed optical receiver chains.
OPA859IDSGT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 1
- Output Type:
- Single-Ended
- Slew Rate:
- 1150V/µs
- Gain Bandwidth Product:
- 900 MHz
- -3db Bandwidth:
- 1.8 GHz
- Current - Input Bias:
- 0.5 pA
- Voltage - Input Offset:
- 900 µV
- Current - Supply:
- 21mA
- Current - Output / Channel:
- 105 mA
- Voltage - Supply Span (Min):
- 3.3 V
- Voltage - Supply Span (Max):
- 5.25 V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (2x2)
OPA859IDSGT FAQ
1.How can I place an order for OPA859IDSGT through Aetrix?
Please submit a Request for Quotation (RFQ) for OPA859IDSGT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OPA859IDSGT reliable?
The price and inventory of OPA859IDSGT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA859IDSGT is usually 5 days.
3.What payment methods are accepted for OPA859IDSGT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA859IDSGT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OPA859IDSGT?
OPA859IDSGT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OPA859IDSGT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OPA859IDSGT?
For technical support, including OPA859IDSGT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA859IDSGT requirements.
6.How does Aetrix verify that OPA859IDSGT is sourced from the original manufacturer or authorized distributors?
All OPA859IDSGT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA859IDSGT meets industry standards.
7.What is the process for return or replacement of OPA859IDSGT?
All OPA859IDSGT units undergo pre-shipment inspection (PSI). If there is an issue with OPA859IDSGT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OPA859IDSGT part is unused and in its original packaging.
Return procedure for OPA859IDSGT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OPA859IDSGT Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
