Texas Instruments OPA859QDSGRQ1
- Part No.:
- OPA859QDSGRQ1
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-WFDFN Exposed Pad
- Datasheet:
-
OPA859QDSGRQ1.pdf
- Description:
- IC OPAMP JFET 1 CIRCUIT 8WSON
- Quantity:
- Payment:

- Shipping:

Inventory:2,963
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
OPA859QDSGRQ1 from Texas Instruments is an AEC-Q100 Grade 1 qualified, ultra-wideband FET-input operational amplifier optimized for transimpedance and high-speed voltage amplification in automotive optical sensing systems. It delivers 1.8-GHz small-signal bandwidth, 3.3-nV/√Hz input voltage noise, 1150-V/µs slew rate, and operates from 3.3 V to 5.25 V supply across –40°C to +125°C. It serves as the front-end amplifier in LIDAR time-of-flight receivers interfacing photodiodes with TDC7201 time-to-digital converters.
For engineers reviewing the OPA859QDSGRQ1 datasheet, OPA859QDSGRQ1 pinout, OPA859QDSGRQ1 application, or OPA859QDSGRQ1 equivalent, key selection criteria include its 0.9-GHz gain-bandwidth product in TIA configurations, feedback-pin (FB) layout enabling low-parasitic RF routing, ultra-low 0.8-pF total input capacitance, and power-down functionality with 25-ns turnon delay - all critical for high-resolution optical distance measurement systems.
Technical Context
The OPA859QDSGRQ1 implements a voltage-feedback op amp architecture with CMOS inputs, delivering stable unity-gain operation (minimum stable gain = 1 V/V) and 63° phase margin at unity gain. Its open-loop response shows <5° phase-margin variation over temperature, supporting robust closed-loop stability in wideband photodiode transimpedance circuits up to 150 MHz bandwidth with low photodiode capacitance.
It integrates a dedicated feedback pin (FB) physically isolated from the inverting input (IN–) by an NC pin to suppress parasitic coupling, and features ultra-low input capacitance (0.2 pF differential, 0.62 pF common-mode) to minimize noise gain peaking and maintain stability in high-gain, low-capacitance optical front ends.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Small-Signal Bandwidth | 1.8 GHz at 100-mVPP output - enables >100-MHz closed-loop bandwidth in low-capacitance photodiode TIAs |
| Gain-Bandwidth Product | 900 MHz - defines maximum achievable closed-loop bandwidth at given gain (e.g., 45 MHz at G = 20 V/V) |
| Input Voltage Noise | 3.3 nV/√Hz at 1 MHz - sets fundamental noise floor for weak optical signal amplification |
| Slew Rate | 1150 V/µs - supports fast transient response for pulsed laser return signals without distortion |
| Total Input Capacitance | 0.8 pF (0.2 pF diff + 0.62 pF cm) - minimizes noise gain peaking and improves stability in high-Z photodiode interfaces |
| Supply Voltage Range | 3.3 V to 5.25 V - compatible with automotive 3.3-V and 5-V rails while maintaining full AC performance |
| Quiescent Current | 20.5 mA typical at 5 V - balances high-speed performance with thermal management in compact WSON packages |
Pinout & Package
OPA859QDSGRQ1 is housed in an 8-pin WSON package (2.00 mm × 2.00 mm) with exposed thermal pad connected to VS–. The pinout optimizes high-frequency layout: FB pin (1) enables direct on-package feedback resistor routing to IN– (3), separated by NC (2) to reduce capacitive coupling; PD (8) provides logic-controlled power-down mode with 25-ns turnon delay.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| FB (1) | Feedback connection | Internally tied to output; allows short, low-inductance RF trace between FB and IN– for stable TIA design |
| IN– (3) | Inverting input | High-impedance node for photodiode cathode or TIA feedback summing point |
| IN+ (4) | Noninverting input | DC bias reference point; typically tied to VREF (midsupply) for single-supply operation |
| OUT (6) | Amplifier output | Drives ADC inputs or downstream comparators; supports 2.5-VPP swing in TIA configuration |
| PD (8) | Power-down control | Active-high logic input; reduces quiescent current to 70–140 µA when asserted |
| VS+ (7), VS– (5) | Supply terminals | Support split (±2.5 V) or single (3.3–5.25 V) supplies; thermal pad must be soldered to VS– plane |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 1 qualification | Validated for automotive operation from –40°C to +125°C ambient, including lifetime reliability testing |
| Dedicated FB pin with NC isolation | Reduces parasitic coupling between feedback path and inverting input, improving phase margin in >100-MHz TIAs |
| Ultra-low 0.8-pF total input capacitance | Minimizes noise gain peaking and stabilizes closed-loop response with photodiodes up to 15 pF |
| 1150-V/µs slew rate & 400-MHz large-signal BW | Preserves pulse fidelity of nanosecond-scale laser return signals in ToF and LIDAR applications |
| Power-down mode with 25-ns turnon | Enables synchronized low-power operation in pulsed systems, reducing average power without sacrificing response latency |
Applications
| Automotive LIDAR Receiver | Time-of-Flight Camera Front End |
|---|---|
Use Scenario: Amplifying weak, nanosecond-scale photocurrent pulses from avalanche photodiodes in 1550-nm LIDAR modules. IC Role / Device Role / Timing Role: Transimpedance amplifier (TIA) with FB pin enabling stable 100-MHz+ bandwidth into low-capacitance diodes. Use Value: 3.3-nV/√Hz noise and 1.8-GHz bandwidth maximize signal-to-noise ratio and range resolution in long-distance automotive sensing. |
Use Scenario: Converting photodiode current to voltage in smartphone or automotive cabin ToF depth sensors. IC Role / Device Role / Timing Role: High-speed voltage amplifier driving TDC7201 time-to-digital converter with sub-nanosecond timing accuracy. Use Value: 25-ns power-down turnon enables precise synchronization with laser pulses, minimizing idle power in battery-constrained devices. |
| Optical Time Domain Reflectometry | Silicon Photomultiplier (SiPM) Buffer |
Use Scenario: Detecting backscattered light pulses in fiber-optic fault location systems requiring >1-GHz analog bandwidth. IC Role / Device Role / Timing Role: Wideband voltage amplifier capturing fast OTDR return transients with minimal group delay distortion. Use Value: 1150-V/µs slew rate and 0.3-ns rise/fall time preserve pulse edge integrity for accurate fault distance calculation. |
Use Scenario: Buffering fast, low-current outputs from SiPM arrays in medical PET scanners or radiation detection. IC Role / Device Role / Timing Role: Low-noise, high-input-impedance buffer isolating SiPM anode from load capacitance while preserving timing. Use Value: 10-pA bias current and 0.2-pF differential input capacitance prevent signal degradation and timing jitter in multi-channel SiPM readouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed, low-noise amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA858QDSGRQ1 | Higher 2.5-nV/√Hz noise, 5.5-GHz GBWP, minimum stable gain = 7 V/V | Requires ≥7 V/V gain for stability; unsuitable for unity-gain TIA configurations | Select OPA859QDSGRQ1 when unity-gain stability, lower noise, or photodiode TIA use is required |
| OPA855QDSGRQ1 | Bipolar input (vs CMOS), 0.98-nV/√Hz noise, 8-GHz GBWP, minimum stable gain = 7 V/V | Higher input bias current (nA range) limits use with high-impedance photodiodes | Select OPA859QDSGRQ1 for FET-input advantages: 10-pA bias current, 1-GΩ input resistance, and photodiode compatibility |
Compared with OPA858QDSGRQ1 and OPA855QDSGRQ1, the OPA859QDSGRQ1 uniquely combines unity-gain stability, ultra-low 3.3-nV/√Hz noise, and FET-input impedance - making it the only qualified option for automotive-grade, low-capacitance photodiode transimpedance amplifiers demanding both speed and precision.
Availability
OPA859QDSGRQ1 is available at Aetrix Electronics and suitable for automotive LIDAR, time-of-flight camera modules, and optical time-domain reflectometry systems requiring stable component supply under AEC-Q100 Grade 1 conditions.
Supply support for OPA859QDSGRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in high-performance signal chain solutions.
The OPA859QDSGRQ1 belongs to TI's automotive-qualified high-speed amplifier portfolio, designed specifically for optical sensing front ends in safety-critical ADAS and autonomous driving systems where low noise, wide bandwidth, and AEC-Q100 reliability are mandatory.
FAQ
What is the minimum stable gain of the OPA859QDSGRQ1, and why does it matter for TIA design?
The OPA859QDSGRQ1 has a minimum stable gain of 1 V/V, meaning it remains unconditionally stable in unity-gain configurations - a critical requirement for transimpedance amplifiers (TIAs) where photodiode capacitance and feedback resistor form a pole that can destabilize higher-gain op amps. This allows direct implementation of low-noise, wideband TIAs without added compensation networks, simplifying layout and preserving bandwidth in OPA859QDSGRQ1-based LIDAR receiver designs.
How does the FB pin on the OPA859QDSGRQ1 improve high-frequency stability compared to standard op amp layouts?
The FB pin (Pin 1) on the OPA859QDSGRQ1 is internally connected to the output and positioned adjacent to the IN– pin (Pin 3) - but isolated by an NC pin (Pin 2). This layout enables a short, low-inductance feedback resistor trace directly between FB and IN– on the same side of the package, minimizing parasitic loop area. It reduces capacitive coupling between feedback and input nodes, which otherwise degrades phase margin in >100-MHz applications - a key advantage confirmed in OPA859QDSGRQ1 evaluation with photodiodes up to 15 pF.
Can the OPA859QDSGRQ1 operate from a single 3.3-V supply, and what are the output swing limitations?
Yes, the OPA859QDSGRQ1 operates from a single 3.3-V supply (VS+ = 3.3 V, VS– = 0 V) across its full temperature range. In unity-gain buffer configuration, it delivers ±1.1 V output swing (2.2-VPP) centered at midsupply (1.65 V), with VOH = 2.4 V and VOL = 1.15 V at 25°C. When configured as a transimpedance amplifier, it achieves 2.5-VPP swing - sufficient to drive high-speed ADCs like the ADS4149 without external level-shifting, maintaining signal integrity in OPA859QDSGRQ1-based ToF systems.
What is the role of the PD (power-down) pin on the OPA859QDSGRQ1, and how does it affect system power consumption?
PD (Pin 8) is an active-high logic input that places the OPA859QDSGRQ1 into low-power shutdown mode when driven below 0.65 V (typical disable threshold). In this state, quiescent current drops to 70–140 µA - a >99% reduction from normal 20.5-mA operation. With 25-ns turnon delay and 120-ns turnoff delay, the PD pin enables precise, pulse-synchronized power gating in pulsed LIDAR or ToF systems, significantly lowering average power without compromising timing accuracy in OPA859QDSGRQ1 implementations.
How does the OPA859QDSGRQ1's input capacitance compare to alternatives, and why is it critical for photodiode amplification?
The OPA859QDSGRQ1 specifies 0.2 pF differential and 0.62 pF common-mode input capacitance - totaling just 0.8 pF - among the lowest in its class. This minimizes noise gain peaking caused by photodiode junction capacitance (typically 0.5–10 pF), which otherwise reduces phase margin and causes instability or ringing in transimpedance amplifiers. Lower input capacitance directly enables wider closed-loop bandwidth and cleaner pulse response in OPA859QDSGRQ1-based optical receivers, especially with high-capacitance SiPMs or large-area photodiodes.
OPA859QDSGRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- J-FET
- Number of Circuits:
- 1
- Output Type:
- Single-Ended
- Slew Rate:
- 1150V/µs
- Gain Bandwidth Product:
- 900 MHz
- -3db Bandwidth:
- 1.8 GHz
- Current - Input Bias:
- 0.5 pA
- Voltage - Input Offset:
- 900 µV
- Current - Supply:
- 21mA
- Current - Output / Channel:
- 105 mA
- Voltage - Supply Span (Min):
- 3.3 V
- Voltage - Supply Span (Max):
- 5.25 V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (2x2)
OPA859QDSGRQ1 FAQ
1.How can I place an order for OPA859QDSGRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for OPA859QDSGRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for OPA859QDSGRQ1 reliable?
The price and inventory of OPA859QDSGRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for OPA859QDSGRQ1 is usually 5 days.
3.What payment methods are accepted for OPA859QDSGRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for OPA859QDSGRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for OPA859QDSGRQ1?
OPA859QDSGRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your OPA859QDSGRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for OPA859QDSGRQ1?
For technical support, including OPA859QDSGRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your OPA859QDSGRQ1 requirements.
6.How does Aetrix verify that OPA859QDSGRQ1 is sourced from the original manufacturer or authorized distributors?
All OPA859QDSGRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that OPA859QDSGRQ1 meets industry standards.
7.What is the process for return or replacement of OPA859QDSGRQ1?
All OPA859QDSGRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with OPA859QDSGRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The OPA859QDSGRQ1 part is unused and in its original packaging.
Return procedure for OPA859QDSGRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
OPA859QDSGRQ1 Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

