Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

NXP Semiconductors P3S0210BQAZ

Name: P3S0210BQAZ
Brand: NXP Semiconductors
SKU: P3S0210BQAZ
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: P3S0210BQAZ

Manufacturer:: NXP Semiconductors

Category:: Signal Switches, Multiplexers, Decoders

Package:: 14-VFQFN Exposed Pad

Datasheet:: P3S0210BQAZ.pdf

Description:: P3S0210BQAZ

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,913

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

P3S0210BQAZ from NXP Semiconductors is a dual bidirectional I3C-bus switch and voltage level translator supporting both 1:2 (one controller to two targets) and 2:1 (two controllers to one target) topologies, with independent 0.72 V–3.63 V supply domains per port (VCCP1/VCCP2/VCCS/VCCE), reference supply VCCR (1.62 V–3.63 V), and data rates up to 52 Mbps - deployed in server interconnects, mobile SoC subsystems, and multi-voltage I3C/I2C/SPI bus expansion.

For engineers reviewing the P3S0210BQAZ datasheet, P3S0210BQAZ pinout, P3S0210BQAZ application, or P3S0210BQAZ equivalent, key selection considerations include its auto-direction-sensing voltage translation across three isolated I/O ports, IOFF-enabled partial power-down capability, DHVQFN14 package thermal profile, and support for push-pull and open-drain signaling without external direction control.

Technical Context

The P3S0210BQAZ implements a DPDT (double-pole double-throw) architecture with integrated edge-rate accelerator circuitry and N-channel pass-gate transistors, enabling bidirectional signal routing without direction pins. Its voltage level translation operates across mismatched supply domains using internal 10 kΩ pullup resistors referenced to VCCP1, VCCP2, and VCCS.

Control logic decodes OE (active-HIGH enable) and SEL (port-select) inputs referenced to VCCE, with defined behavior across all supply combinations - including full disconnect when any rail is unpowered or grounded. The device meets I3C Bus Specification v1.1.1 timing requirements and supports backward compatibility with I2C-bus and SMBus protocols.

Key Specifications

Parameter	Value and Actual Design Meaning
Data rate	Up to 52 Mbps - enables high-speed I3C HDR modes and fast I2C/SPI burst transfers.
VCCP1 / VCCP2 / VCCS range	0.72 V to 3.63 V - supports ultra-low-voltage SoCs (e.g., 0.8 V cores) and mixed-voltage system partitioning.
VCCR range	1.62 V to 3.63 V, ≥ all other VCCs - ensures stable internal reference for accurate level translation and switching.
IOFF leakage	±10 μA max at -40 °C to +125 °C - prevents backflow current during partial power-down of subsystems.
Propagation delay	4 ns to 8 ns (CL = 68 pF) - maintains signal integrity in high-frequency I3C timing budgets.
Operating temperature	-40 °C to +125 °C - qualified for automotive infotainment, industrial compute, and server baseboard applications.
ESD rating	HBM >2000 V, CDM >1000 V - robust against handling and board-level ESD events in production and field use.

Pinout & Package

DHVQFN14 package (2.5 mm × 3 mm × 0.85 mm body, 0.5 mm pitch), exposed pad connected to PCB GND for thermal and electrical stability.

Pin/Terminal	Circuit Role	Design Meaning
VCCP1	Supply for Port 1	Power domain for A1/B1 I/Os; must be ≤ VCCR and ≥ 0.72 V for valid operation.
A1, B1	Port 1 I/O pair	Bidirectional SDA/SCL-equivalent signals referenced to VCCP1; include internal 10 kΩ pullup when enabled.
VCCP2	Supply for Port 2	Power domain for A2/B2 I/Os; independent of VCCP1, enabling asymmetric voltage translation.
A2, B2	Port 2 I/O pair	Bidirectional signals referenced to VCCP2; electrically isolated from Port 1 and Port S.
GND	Ground reference	Common return for all supplies and I/Os; exposed pad must be soldered to PCB GND plane.
VCCE	Enable/Select supply	Supplies OE and SEL logic; defines VIH/VIL thresholds (0.65×/0.35×VCCE).
SEL	Port selection input	Selects between Port 1 (SEL = L) and Port 2 (SEL = H); no glitch during transition due to internal synchronization.
OE	Output enable input	Active-HIGH global enable; forces all I/Os into high-Z when LOW, including during power sequencing.
B, A	Port S I/O pair	Common bus interface (e.g., main I3C bus); referenced to VCCS and connected to selected port via internal switch matrix.
VCCS	Supply for Port S	Power domain for A/B I/Os; supports independent voltage scaling versus controller/target sides.
VCCR	Reference supply	Master reference for internal biasing and level translation; must be ≥ all other VCCs and ≥ 1.62 V.

Key Features

Feature	Design Value
Auto-direction sensing	Eliminates need for external direction-control signals - reduces PCB routing complexity and firmware overhead in I3C systems.
Dual topology support	Hardware-configurable 1:2 and 2:1 switching via SEL pin - enables flexible bus arbitration in multi-controller or multi-target architectures.
Multi-rail voltage translation	Independent 0.72–3.63 V supplies per port (VCCP1/VCCP2/VCCS/VCCE) - allows direct interfacing between 0.8 V AI accelerators, 1.8 V sensors, and 3.3 V legacy peripherals.
IOFF partial power-down	Prevents damaging back-current when any supply rail is inactive - critical for hot-plug, dynamic power gating, and low-power sleep states.
Integrated 10 kΩ pullups	On all I/O ports (A1/B1/A2/B2/A/B), enabled only when OE = HIGH and output is HIGH - eliminates need for external pullup resistors in most I3C/I2C configurations.

Applications

Server Memory Interconnect	Mobile SoC Subsystem Expansion
Use Scenario: Connecting two DDR memory controllers to a shared I3C-based SPD hub in high-density server DIMMs. IC Role / Device Role / Timing Role: 2:1 I3C switch enabling concurrent controller access to SPD EEPROM while maintaining voltage isolation between 1.1 V memory controller and 1.8 V SPD IC. Use Value: Eliminates software arbitration delays and supports real-time memory configuration updates without bus contention or voltage translation ICs.	Use Scenario: Expanding a smartphone application processor's I3C bus to drive multiple camera modules and fingerprint sensors operating at different supply voltages. IC Role / Device Role / Timing Role: 1:2 I3C switch translating between 0.8 V AP core I/O and 1.2 V camera sensor interfaces, with automatic direction detection for HDR command bursts. Use Value: Reduces BOM count by replacing discrete level shifters and multiplexers, while meeting 52 Mbps I3C HDR timing requirements.
Industrial Edge Controller I/O Hub	Automotive Infotainment Sensor Aggregation
Use Scenario: Aggregating I2C-based temperature, humidity, and pressure sensors onto a single microcontroller I2C bus in programmable logic controllers. IC Role / Device Role / Timing Role: Bidirectional voltage translator supporting 3.3 V MCU and 1.8 V/2.5 V sensors, with IOFF protection during sensor sleep cycles. Use Value: Enables reliable hot-swap of sensor nodes without disrupting controller operation or risking latch-up from floating rails.	Use Scenario: Interfacing multiple ADAS cameras (1.2 V) and radar modules (3.3 V) to a central infotainment SoC (0.9 V I/O) over shared I3C infrastructure. IC Role / Device Role / Timing Role: Dual-domain I3C switch providing galvanically isolated signal paths and precise 1.62–3.63 V VCCR-referenced translation for ASIL-B functional safety compliance. Use Value: Meets automotive-grade ESD (HBM >2000 V) and extended temperature (-40 °C to +125 °C) requirements without derating.

Server Memory Interconnect

Mobile SoC Subsystem Expansion

Use Scenario: Connecting two DDR memory controllers to a shared I3C-based SPD hub in high-density server DIMMs.

IC Role / Device Role / Timing Role: 2:1 I3C switch enabling concurrent controller access to SPD EEPROM while maintaining voltage isolation between 1.1 V memory controller and 1.8 V SPD IC.

Use Value: Eliminates software arbitration delays and supports real-time memory configuration updates without bus contention or voltage translation ICs.

Use Scenario: Expanding a smartphone application processor's I3C bus to drive multiple camera modules and fingerprint sensors operating at different supply voltages.

IC Role / Device Role / Timing Role: 1:2 I3C switch translating between 0.8 V AP core I/O and 1.2 V camera sensor interfaces, with automatic direction detection for HDR command bursts.

Use Value: Reduces BOM count by replacing discrete level shifters and multiplexers, while meeting 52 Mbps I3C HDR timing requirements.

Industrial Edge Controller I/O Hub

Automotive Infotainment Sensor Aggregation

Use Scenario: Aggregating I2C-based temperature, humidity, and pressure sensors onto a single microcontroller I2C bus in programmable logic controllers.

IC Role / Device Role / Timing Role: Bidirectional voltage translator supporting 3.3 V MCU and 1.8 V/2.5 V sensors, with IOFF protection during sensor sleep cycles.

Use Value: Enables reliable hot-swap of sensor nodes without disrupting controller operation or risking latch-up from floating rails.

Use Scenario: Interfacing multiple ADAS cameras (1.2 V) and radar modules (3.3 V) to a central infotainment SoC (0.9 V I/O) over shared I3C infrastructure.

IC Role / Device Role / Timing Role: Dual-domain I3C switch providing galvanically isolated signal paths and precise 1.62–3.63 V VCCR-referenced translation for ASIL-B functional safety compliance.

Use Value: Meets automotive-grade ESD (HBM >2000 V) and extended temperature (-40 °C to +125 °C) requirements without derating.

Equivalent & Alternatives

The following parts are listed as comparable options for similar I3C-bus switch and voltage level translation applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
NXPI P3S0210AQAZ	Same pinout and functionality, but rated for VCCR = 1.2 V to 3.63 V (lower VCCR min) - not suitable where 1.62 V minimum reference is required for noise margin.	Supports lower-voltage I3C systems (e.g., sub-1.2 V cores), but lacks guaranteed operation at 1.62 V VCCR threshold needed for robust industrial timing.	Select P3S0210BQAZ when VCCR ≥ 1.62 V is mandated by system noise immunity or timing spec compliance.
Texas Instruments TCA9548A	I2C-only 8-channel mux with no I3C support, no auto-direction sensing, and fixed 1.65–5.5 V VCC - lacks voltage translation between mismatched domains and cannot handle I3C HDR modes.	Limited to legacy I2C systems; cannot replace P3S0210BQAZ in I3C deployments requiring 52 Mbps, push-pull mode, or sub-1 V translation.	Choose only for cost-sensitive I2C-only designs where I3C features and ultra-low-voltage operation are unnecessary.

Compared with P3S0210AQAZ, P3S0210BQAZ provides higher VCCR minimum (1.62 V vs. 1.2 V) for improved noise immunity in noisy server environments; compared with TCA9548A, it delivers native I3C protocol support, true bidirectional level translation, and 52 Mbps bandwidth - making it the sole option for next-generation I3C system architectures.

Availability

P3S0210BQAZ is available at Aetrix Electronics and suitable for server interconnects, mobile SoC subsystems, and automotive infotainment systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for high-reliability designs.

Supply support for P3S0210BQAZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and consumer applications, with deep expertise in interface IP and mixed-signal design.

The P3S0210BQAZ belongs to NXP's I3C ecosystem portfolio, designed specifically to accelerate adoption of the MIPI I3C standard in high-performance, low-power embedded systems requiring scalable, multi-voltage bus expansion.

FAQ

What is the minimum VCCR requirement for reliable operation of the P3S0210BQAZ?

The P3S0210BQAZ requires VCCR ≥ 1.62 V at all times, and VCCR must be greater than or equal to the maximum of VCCP1, VCCP2, VCCS, and VCCE. This ensures stable internal biasing for voltage translation accuracy and switching reliability across the full -40 °C to +125 °C temperature range. Operating below 1.62 V risks timing violations and undefined I/O behavior.

Can the P3S0210BQAZ support both I3C and I2C protocols simultaneously on different ports?

Yes, the P3S0210BQAZ natively supports I3C, I2C-bus, SMBus, and SPI protocols across all ports due to its auto-direction-sensing architecture and configurable push-pull/open-drain compatibility. Port S can connect to an I3C controller while Port 1 links to an I2C sensor - with independent voltage domains and no protocol-specific configuration required.

How does the IOFF feature protect the P3S0210BQAZ during partial power-down sequences?

The IOFF circuitry in the P3S0210BQAZ disables all I/O paths and presents high-impedance outputs when any supply rail (VCCP1, VCCP2, VCCS, VCCE, or VCCR) is unpowered or grounded. This prevents damaging back-current flow through the device, ensuring safe hot-plug operation and enabling independent power gating of controller and target subsystems without risk of latch-up.

What is the role of the internal 10 kΩ pullup resistors in the P3S0210BQAZ, and when are they active?

The P3S0210BQAZ integrates 10 kΩ pullup resistors on all I/O pins (A1/B1/A2/B2/A/B), each referenced to its respective supply (VCCP1/VCCP2/VCCS). These resistors are active only when OE = HIGH and the associated I/O is in HIGH state - automatically disabling during LOW transitions or when OE = LOW. This eliminates external pullups in standard I3C/I2C open-drain configurations.

Is the P3S0210BQAZ pin-compatible with earlier revisions or alternate variants like P3S0210AQAZ?

Yes, the P3S0210BQAZ is pin-compatible with P3S0210AQAZ and shares identical DHVQFN14 packaging, pinout, and footprint. However, the BQAZ variant enforces a higher minimum VCCR (1.62 V vs. 1.2 V), meaning it is not a drop-in replacement in systems relying on sub-1.62 V reference operation - verification of VCCR margin is required before substitution.

P3S0210BQAZ Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: -

Package/Case:: 14-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Type:: Bus Switch

Circuit:: 1 x 2:1, 1 x 1:2

Independent Circuits:: 1

Current - Output High, Low:: 10µA, 10µA

Voltage Supply Source:: Single Supply

Voltage - Supply:: 0.72V ~ 3.63V

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-DHVQFN (2.5x3)

P3S0210BQAZ FAQ

1.How can I place an order for P3S0210BQAZ through Aetrix?

Please submit a Request for Quotation (RFQ) for P3S0210BQAZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for P3S0210BQAZ reliable?

The price and inventory of P3S0210BQAZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P3S0210BQAZ is usually 5 days.

3.What payment methods are accepted for P3S0210BQAZ?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P3S0210BQAZ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for P3S0210BQAZ?

P3S0210BQAZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your P3S0210BQAZ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for P3S0210BQAZ?

For technical support, including P3S0210BQAZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P3S0210BQAZ requirements.

6.How does Aetrix verify that P3S0210BQAZ is sourced from the original manufacturer or authorized distributors?

All P3S0210BQAZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P3S0210BQAZ meets industry standards.

7.What is the process for return or replacement of P3S0210BQAZ?

All P3S0210BQAZ units undergo pre-shipment inspection (PSI). If there is an issue with P3S0210BQAZ, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The P3S0210BQAZ part is unused and in its original packaging.

Return procedure for P3S0210BQAZ:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…