NXP Semiconductors P87C51FB-4N,112
- Part No.:
- P87C51FB-4N,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 40-DIP (0.600", 15.24mm)
- Datasheet:
-
P87C51FB-4N,112.pdf
- Description:
- IC MCU 8BIT 16KB OTP 40DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,707
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P87C51FB-4N,112 from NXP Semiconductors (formerly Philips) is an 8-bit OTP microcontroller based on the enhanced 80C51 architecture, featuring 16 KB on-chip OTP program memory, 256 bytes RAM, programmable PCA (Programmable Counter Array), and full-duplex enhanced UART. It operates at up to 16 MHz across 2.7–5.5 V supply, supporting industrial control, motor drive timing, and embedded instrumentation.
For engineers reviewing the P87C51FB-4N,112 datasheet, P87C51FB-4N,112 pinout, P87C51FB-4N,112 application, or P87C51FB-4N,112 equivalent, key selection criteria include OTP memory size, PCA-based PWM/capture capability, dual DPTR support, asynchronous port reset, and low-voltage operation down to 2.7 V with full static functionality.
Technical Context
The P87C51FB-4N,112 implements a fully static 80C51-compatible CPU core with architectural enhancements including a 5-channel PCA for high-resolution capture/compare/PWM generation, second DPTR register for efficient external memory access, and enhanced UART with framing error detection and automatic address recognition. It supports four priority-level nested interrupts and six interrupt sources.
Its power management includes Idle mode (CPU halted, peripherals active), Stop Clock mode (oscillator halted, RAM/SFRs retained), and Power Down mode (oscillator stopped, minimal current draw). The device uses standard TTL-compatible I/O with internal pull-ups on Ports 1, 2, and 3, and open-drain Port 0 for multiplexed address/data bus operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 80C51-compatible 8-bit CPU with full instruction set compatibility and static operation |
| Memory Size | 16 KB OTP program memory + 256 bytes on-chip RAM; supports up to 64 KB external memory addressing |
| Max Clock Frequency | 16 MHz at 2.7–5.5 V; full static operation enables 0 Hz clock stop for ultra-low-power modes |
| PCA Channels | 5-channel Programmable Counter Array with independent capture/compare/PWM capability per channel |
| UART | Full-duplex enhanced UART with framing error detection, automatic address recognition, and multi-processor communication support |
| Power Supply Range | 2.7 V to 5.5 V - enables direct interface with 3.3 V and 5 V logic systems without level shifting |
| Interrupt Structure | Four-priority-level nested interrupt controller with six configurable interrupt sources including PCA, timers, UART, and external pins |
Pinout & Package
Package: 40-pin Plastic Dual In-line Package (DIP), SOT129-1, lead-free compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0.0–P0.7 | Port 0 bidirectional I/O / AD0–AD7 | Open-drain port used as multiplexed low-order address/data bus during external memory access; requires external pull-ups |
| P1.0–P1.7 | Port 1 bidirectional I/O | Internal pull-up port with PCA alternate functions: T2, T2EX, ECI, CEX0–CEX4 for capture/compare/PWM |
| P2.0–P2.7 | Port 2 bidirectional I/O / A8–A15 | Internal pull-up port emitting high-order address byte during 16-bit external memory accesses |
| P3.0–P3.7 | Port 3 bidirectional I/O | Internal pull-up port with dedicated functions: RxD/TxD, INT0/INT1, T0/T1, WR/RD strobes |
| RST | Reset input | Asynchronous active-high reset requiring ≥2 machine cycles (24 oscillator periods); supports power-on reset with RC network |
| XTAL1/XTAL2 | Oscillator inputs | Connects to crystal or external clock source; XTAL1 accepts external clock directly while XTAL2 floats |
| EA/VPP | External Access Enable / Programming Voltage | Low = execute from external program memory; high = execute from internal OTP (up to 16 KB boundary) |
| ALE/PROG | Address Latch Enable / Programming Pulse | Outputs 1/6 oscillator frequency for external latch timing; doubles as EPROM programming pulse during OTP programming |
Key Features
| Feature | Design Value |
|---|---|
| Second DPTR register | Enables efficient indirect addressing of two separate external memory regions without software register swapping |
| Asynchronous port reset | Allows individual port initialization without full system reset - critical for hot-swap or partial reconfiguration scenarios |
| Programmable clock out | Generates precise system clock derivatives (e.g., baud rate clocks, sensor sampling triggers) directly from internal timing resources |
| Low EMI ALE inhibit | Reduces electromagnetic emissions by disabling ALE pulses during non-memory-access cycles - simplifies EMC compliance |
| Security bits & encryption array | 3-bit OTP security lock plus 64-byte encryption array prevents unauthorized code readout and reverse engineering |
Applications
| Industrial Motor Control | Embedded Instrumentation |
|---|---|
Use Scenario: Closed-loop DC motor speed regulation using feedback from optical encoder and real-time PWM output. IC Role / Device Role / Timing Role: Primary controller executing PID algorithm, generating 16-bit resolution PWM via PCA channels, and handling quadrature decode interrupts. Use Value: PCA's independent capture/compare registers enable simultaneous PWM generation and high-speed edge counting without CPU overhead. | Use Scenario: Portable multimeter with auto-ranging, LCD display, and serial data logging to PC. IC Role / Device Role / Timing Role: System manager coordinating ADC sampling, LCD refresh, keypad scan, and UART transmission using prioritized interrupts. Use Value: Four-priority nested interrupt structure ensures timely response to measurement triggers while maintaining display and communication integrity. |
| Smart Sensor Node | Legacy Industrial Interface |
Use Scenario: Battery-powered temperature/humidity sensor node transmitting data over RS-485 to PLC. IC Role / Device Role / Timing Role: Low-power host MCU managing sensor I²C reads, data formatting, and robust UART-to-RS485 conversion with hardware flow control. Use Value: 2.7 V minimum operating voltage extends battery life; enhanced UART framing detection prevents data corruption in noisy factory environments. | Use Scenario: Retrofit controller replacing obsolete 8051-based PLC I/O module with updated firmware and extended diagnostics. IC Role / Device Role / Timing Role: Pin-compatible upgrade path providing same DIP-40 footprint, identical instruction timing, and backward-compatible peripheral mapping. Use Value: Full 80C51 instruction set compatibility and identical SFR layout allow drop-in replacement without PCB or firmware changes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| P87C51FA-4N,112 | 8 KB OTP memory instead of 16 KB; otherwise identical pinout, SFR map, and peripheral set | Suitable for simpler control tasks with smaller firmware footprints; lower cost where memory headroom is not required | Select when application firmware fits within 8 KB and cost optimization is prioritized over future scalability |
| P87C51FC-4N,112 | 32 KB OTP memory; same package and peripheral complement; higher memory density for complex firmware | Required for applications needing larger code space - e.g., protocol stacks, multi-sensor fusion, or bootloader + application partitioning | Choose when firmware exceeds 16 KB or when field-upgradable code storage is needed |
Compared with P87C51FA-4N,112, the P87C51FB-4N,112 provides double the OTP capacity for feature-rich firmware without changing layout or drivers; versus P87C51FC-4N,112, it offers optimal balance of memory, cost, and power for mid-complexity industrial controllers.
Availability
P87C51FB-4N,112 is available at Aetrix Electronics and suitable for industrial motor control, embedded instrumentation, smart sensor nodes, and legacy industrial interface applications requiring stable component supply and long-term lifecycle support.
Supply support for P87C51FB-4N,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader delivering high-performance mixed-signal and microcontroller solutions for automotive, industrial, and IoT markets.
The P87C51FB-4N,112 belongs to NXP's legacy 80C51-enhanced microcontroller family, designed specifically for cost-sensitive, reliability-critical industrial control applications requiring OTP security, low-voltage operation, and proven 8051 ecosystem compatibility.
FAQ
What is the maximum operating frequency of the P87C51FB-4N,112?
The P87C51FB-4N,112 supports a maximum clock frequency of 16 MHz when operated within its specified 2.7–5.5 V supply range. This rating is guaranteed across the full commercial temperature range (0°C to +70°C) and aligns with its SOT129-1 DIP package thermal characteristics. The device maintains full static operation, allowing clock frequency to be reduced to 0 Hz without loss of register or RAM contents.
Does the P87C51FB-4N,112 include on-chip debug or ISP capability?
No, the P87C51FB-4N,112 does not support in-system programming (ISP) or on-chip debug interfaces. It is a one-time-programmable (OTP) device programmed via standard EPROM-style parallel programming using VPP = 12.75 V at the EA/VPP pin. Debugging requires external emulators or ICE tools compatible with the 80C51 architecture, as no on-chip JTAG or UART-based bootloader is integrated into the P87C51FB-4N,112.
How many PCA modules does the P87C51FB-4N,112 provide, and what are their primary uses?
The P87C51FB-4N,112 integrates a 5-channel Programmable Counter Array (PCA), accessible via P1.0–P1.7 pins (T2, T2EX, ECI, CEX0–CEX4). These modules support independent capture, compare, PWM, software timer, and high-speed pulse output functions. In practice, this enables simultaneous motor PWM generation, encoder pulse counting, and time-stamped event logging - all without CPU intervention - making the P87C51FB-4N,112 especially valuable in real-time control applications.
Is the P87C51FB-4N,112 pin-compatible with standard 8051 microcontrollers?
Yes, the P87C51FB-4N,112 is fully pin-compatible with industry-standard 40-pin DIP 8051-family devices such as the 80C31 and 80C51. Its pinout matches the classic 80C51 layout (P0–P3, RST, XTAL1/XTAL2, EA/VPP, ALE/PROG, PSEN), ensuring mechanical and electrical compatibility with existing sockets and PCB footprints. All SFR addresses and bit definitions retain 80C51 alignment, enabling seamless firmware migration.
What power-saving modes are supported by the P87C51FB-4N,112?
The P87C51FB-4N,112 supports three hardware power-saving modes: Idle Mode (CPU halted, peripherals active), Stop Clock Mode (oscillator halted, RAM/SFRs retained), and Power Down Mode (oscillator stopped, minimal current draw). These are invoked via the PCON register. In Power Down mode, current consumption drops to ≤10 µA typical at 3 V, with wake-up possible only via hardware reset - making it ideal for battery-backed retention or infrequent-event monitoring applications using the P87C51FB-4N,112.
P87C51FB-4N,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 40-DIP (0.600", 15.24mm)
- Series:
- 87C
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 16MHz
- Connectivity:
- EBI/EMI, UART/USART
- Peripherals:
- POR, PWM
- Number of I/O:
- 32
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- OTP
- EEPROM Size:
- -
- RAM Size:
- 256 x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
P87C51FB-4N,112 FAQ
1.How can I place an order for P87C51FB-4N,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for P87C51FB-4N,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P87C51FB-4N,112 reliable?
The price and inventory of P87C51FB-4N,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P87C51FB-4N,112 is usually 5 days.
3.What payment methods are accepted for P87C51FB-4N,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P87C51FB-4N,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P87C51FB-4N,112?
P87C51FB-4N,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P87C51FB-4N,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P87C51FB-4N,112?
For technical support, including P87C51FB-4N,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P87C51FB-4N,112 requirements.
6.How does Aetrix verify that P87C51FB-4N,112 is sourced from the original manufacturer or authorized distributors?
All P87C51FB-4N,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P87C51FB-4N,112 meets industry standards.
7.What is the process for return or replacement of P87C51FB-4N,112?
All P87C51FB-4N,112 units undergo pre-shipment inspection (PSI). If there is an issue with P87C51FB-4N,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P87C51FB-4N,112 part is unused and in its original packaging.
Return procedure for P87C51FB-4N,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P87C51FB-4N,112 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

