NXP Semiconductors P87C51RB2BBD,157
- Part No.:
- P87C51RB2BBD,157
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 44-LQFP
- Datasheet:
-
P87C51RB2BBD,157.pdf
- Description:
- IC MCU 8BIT 16KB OTP 44LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,043
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P87C51RB2BBD,157 from NXP Semiconductors (formerly Philips) is an 8-bit OTP microcontroller based on the 80C51 architecture, featuring 16 KB on-chip OTP program memory, 512 B RAM, 32 I/O pins, three 16-bit timers (T0/T1/T2), a full-duplex enhanced UART, and a 5-channel Programmable Counter Array (PCA) supporting PWM and capture/compare functions. It operates from 2.7 V to 5.5 V at up to 33 MHz in 12-clock mode and targets motor control, industrial automation, and embedded instrumentation.
For engineers reviewing the P87C51RB2BBD,157 datasheet, P87C51RB2BBD,157 pinout, P87C51RB2BBD,157 application, or P87C51RB2BBD,157 equivalent, key selection criteria include its LQFP-44 package with 32 configurable I/Os, 6-/12-clock mode flexibility, low-voltage operation down to 2.7 V, integrated PCA for precise timing control, and compatibility with legacy 80C51 toolchains and code bases.
Technical Context
The P87C51RB2BBD,157 implements a static CMOS 80C51 core with 100% instruction set compatibility and adds extended peripherals including Timer 2 (capture/compare), four-priority-level nested interrupts, and dual data pointers. Its clock system supports software-selectable 6-clock or factory-programmable 6-clock mode via CKCON.X2 and OTP bit OX2 - enabling up to 33 MHz operation at 5 V while maintaining backward timing predictability.
It integrates a full-duplex enhanced UART with framing error detection and automatic address recognition, plus a 5-channel PCA with independent PWM, input capture, and software-triggered compare outputs. All I/O ports (P0–P3) feature internal pull-ups and configurable alternate functions, with Port 1 dedicated to PCA channels (CEX0–CEX4) and Timer 2 control (T2/T2EX/ECI).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 80C51-compatible 8-bit CPU with Boolean processor and fully static operation |
| Program Memory | 16 KB one-time programmable (OTP) ROM - non-volatile, field-programmable only once |
| Data RAM | 512 bytes on-chip SRAM - retains contents during idle mode; expandable to 64 KB externally |
| Max Clock Frequency | 33 MHz at 5 V in 12-clock mode; 30 MHz at 3 V - enables high-speed I/O and real-time response |
| I/O Pins | 32 bidirectional pins across four 8-bit ports (P0–P3), all with internal pull-ups and secondary functions |
| Timers & Counters | Three 16-bit timers: T0/T1 (standard 80C51) + T2 (enhanced capture/compare); plus 5-channel PCA for PWM generation |
| Power Supply Range | 2.7 V to 5.5 V - supports battery-backed and mixed-voltage system designs |
| Operating Temperature | 0 °C to +70 °C - qualified for commercial-grade embedded applications |
Pinout & Package
Package: LQFP-44 (SOT389-1), 10 mm × 10 mm, 0.8 mm pitch, lead-free compatible.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P1.5/CEX2 | Port 1 Bit 5 / PCA Channel 2 I/O | Dedicated capture/compare I/O for PCA module 2 - supports edge-triggered input or PWM output |
| P1.6/CEX3 | Port 1 Bit 6 / PCA Channel 3 I/O | Dedicated capture/compare I/O for PCA module 3 - enables synchronized multi-channel timing |
| P1.7/CEX4 | Port 1 Bit 7 / PCA Channel 4 I/O | Dedicated capture/compare I/O for PCA module 4 - extends PWM or pulse-width measurement capability |
| RST | Reset Input | Active-high asynchronous reset requiring ≥2 machine cycles (12/24 oscillator periods); enables power-on and external recovery |
| P3.0/RxD | Serial Receive Input | Full-duplex UART receive pin with framing error detection - supports RS-232 level-shifting interfaces |
| P3.1/TxD | Serial Transmit Output | Full-duplex UART transmit pin - compatible with standard 80C51 serial protocols and baud rate generators |
| XTAL1 | Oscillator Input | Input to on-chip inverting amplifier - accepts crystal (1–24 MHz), ceramic resonator, or external clock source |
| XTAL2 | Oscillator Output | Output from on-chip inverting amplifier - completes crystal/resonator feedback loop |
| VSS | Ground Reference | 0 V reference plane - must be connected before VCC to prevent latch-up per datasheet note |
| VCC | Power Supply | +2.7 V to +5.5 V supply - powers core, peripherals, and I/O; supports low-power modes down to 2 V |
Key Features
| Feature | Design Value |
|---|---|
| 6-/12-clock mode selection | Software-configurable via CKCON.X2 or factory-programmed OTP bit OX2 - doubles effective throughput vs. standard 80C51 in 6-clock mode |
| Programmable Counter Array (PCA) | Five independent channels (CEX0–CEX4) supporting PWM, input capture, and software compare - eliminates need for external timing ICs in motor control |
| Enhanced UART | Full-duplex with framing error detection and automatic address recognition - simplifies multi-drop bus communication without external logic |
| Low-power operation | Idle and Power-Down modes with wake-up via external interrupt (INT0/INT1) - reduces system power to µA range during standby |
| Security and debug support | Three security bits and ONCE™ on-circuit emulation mode - protects firmware IP and enables in-system debugging without socket removal |
| Memory addressing | Supports up to 64 KB external program and data memory - enables expansion beyond on-chip 16 KB OTP and 512 B RAM |
Applications
| Motor Control System | Industrial PLC Module |
|---|---|
Use Scenario: Closed-loop DC/BLDC motor drive using PWM for speed regulation and encoder feedback for position tracking. IC Role / Device Role / Timing Role: Primary controller executing PID algorithm, generating 5-channel synchronized PWM outputs via PCA, and processing quadrature encoder inputs on INT0/INT1. Use Value: Eliminates external PWM generator and timer ICs; leverages built-in 33 MHz timing resolution for <1 µs pulse width control accuracy. | Use Scenario: Compact programmable logic controller with discrete I/O, serial HMI interface, and real-time task scheduling. IC Role / Device Role / Timing Role: Central execution unit managing 32 digital I/O lines, running ladder logic interpreter, and communicating via UART to operator panel. Use Value: Integrates UART with auto-address recognition for daisy-chained HMIs; uses dual data pointers for efficient buffer management in cyclic scan routines. |
| Embedded Instrumentation | Legacy System Upgrade |
Use Scenario: Portable multimeter with LCD display, analog front-end ADC interface, and USB-to-UART bridge. IC Role / Device Role / Timing Role: Host MCU handling display refresh, button scanning, UART protocol translation, and low-power sleep between measurements. Use Value: 2.7–5.5 V operation enables direct Li-ion battery use; Power-Down mode draws <10 µA, extending battery life to >1 year. | Use Scenario: Drop-in replacement for obsolete 80C51-based board in HVAC controller with unchanged PCB layout. IC Role / Device Role / Timing Role: Pin- and code-compatible upgrade delivering higher clock speed, larger OTP, and enhanced peripherals without redesign. Use Value: Maintains identical DIP40 footprint compatibility via P87C51RB2BN variant; LQFP-44 version (P87C51RB2BBD,157) offers same pinout mapping for migration path. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT89C51RC2-24PU | 16 KB Flash (reprogrammable), 512 B RAM, 24 MHz max, PDIP-40 package | Lacks PCA and Timer 2; no 6-clock mode; lower max frequency | Choose for prototyping or field-upgradable firmware where reprogramming is required and PCA is not needed. |
| P89V51RD2FA | 64 KB Flash, 1 KB RAM, 40 MHz, PLCC-44, includes ISP and WDT | Higher memory, faster clock, but different SFR map and boot loader dependency | Choose for new designs needing field firmware updates and larger code space; requires validation of peripheral register compatibility. |
Compared with AT89C51RC2-24PU and P89V51RD2FA, the P87C51RB2BBD,157 delivers deterministic 6-/12-clock timing, hardware-accelerated PWM via PCA, and OTP security - making it optimal for cost-sensitive, high-volume motor control where firmware immutability and precise timing are critical.
Availability
P87C51RB2BBD,157 is available at Aetrix Electronics and suitable for motor control systems, industrial PLC modules, embedded instrumentation, and legacy 80C51 upgrades requiring stable component supply and long-term manufacturing continuity.
Supply support for P87C51RB2BBD,157 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep heritage in 8-bit microcontrollers inherited from Philips Semiconductors.
The P87C51RB2BBD,157 belongs to the P87C51RA2/RB2/RC2/RD2 OTP microcontroller family, designed specifically for cost-effective, high-reliability embedded control in industrial and consumer equipment where firmware integrity and long-term availability are essential.
FAQ
What is the maximum operating frequency of the P87C51RB2BBD,157 and under what conditions?
The P87C51RB2BBD,157 supports up to 33 MHz at 5 V in 12-clock mode and 30 MHz at 3 V. In 6-clock mode (enabled via OTP bit OX2 or CKCON.X2), it achieves equivalent throughput at half the oscillator frequency - e.g., 16.5 MHz crystal yields 33 MHz effective CPU speed. Operation above 30 MHz requires VCC ≥ 4.5 V per datasheet specifications.
Does the P87C51RB2BBD,157 support in-system programming (ISP)?
No, the P87C51RB2BBD,157 uses one-time programmable (OTP) memory and does not support in-system programming. Programming requires parallel programming hardware with VPP = 12.5 V during write cycles. Firmware must be verified pre-deployment, as reprogramming is not possible after initial programming.
How many PWM outputs can the P87C51RB2BBD,157 generate simultaneously?
The P87C51RB2BBD,157 can generate up to five independent PWM signals simultaneously using its 5-channel Programmable Counter Array (PCA), with each channel (CEX0–CEX4) configurable for edge-aligned or center-aligned PWM output. Resolution is determined by Timer 2 reload value and oscillator frequency.
What package type and pin count does the P87C51RB2BBD,157 use?
The P87C51RB2BBD,157 uses a 44-pin LQFP package (SOT389-1), measuring 10 mm × 10 mm with 0.8 mm pitch. It provides 32 general-purpose I/O pins across Ports 0–3, plus dedicated oscillator, reset, and power terminals - matching pin-for-pin functionality with PLCC-44 and PDIP-40 variants in the same family.
Can the P87C51RB2BBD,157 operate from a 3.3 V supply?
Yes, the P87C51RB2BBD,157 is fully specified for operation from 2.7 V to 5.5 V. At 3.3 V, it supports frequencies up to 16 MHz in 12-clock mode and up to 30 MHz in 6-clock mode (with appropriate derating). All I/Os remain TTL/CMOS compatible, and internal regulators ensure stable core voltage across the range.
P87C51RB2BBD,157 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 44-LQFP
- Series:
- 87C
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 33MHz
- Connectivity:
- EBI/EMI, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 32
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- OTP
- EEPROM Size:
- -
- RAM Size:
- 512 x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
P87C51RB2BBD,157 FAQ
1.How can I place an order for P87C51RB2BBD,157 through Aetrix?
Please submit a Request for Quotation (RFQ) for P87C51RB2BBD,157 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P87C51RB2BBD,157 reliable?
The price and inventory of P87C51RB2BBD,157 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P87C51RB2BBD,157 is usually 5 days.
3.What payment methods are accepted for P87C51RB2BBD,157?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P87C51RB2BBD,157 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P87C51RB2BBD,157?
P87C51RB2BBD,157 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P87C51RB2BBD,157 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P87C51RB2BBD,157?
For technical support, including P87C51RB2BBD,157 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P87C51RB2BBD,157 requirements.
6.How does Aetrix verify that P87C51RB2BBD,157 is sourced from the original manufacturer or authorized distributors?
All P87C51RB2BBD,157 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P87C51RB2BBD,157 meets industry standards.
7.What is the process for return or replacement of P87C51RB2BBD,157?
All P87C51RB2BBD,157 units undergo pre-shipment inspection (PSI). If there is an issue with P87C51RB2BBD,157, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P87C51RB2BBD,157 part is unused and in its original packaging.
Return procedure for P87C51RB2BBD,157:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P87C51RB2BBD,157 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

