NXP Semiconductors P87C51RC2BBD,157
- Part No.:
- P87C51RC2BBD,157
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 44-LQFP
- Datasheet:
-
P87C51RC2BBD,157.pdf
- Description:
- IC MCU 8BIT 32KB OTP 44LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,616
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P87C51RC2BBD,157 from NXP Semiconductors (formerly Philips) is an 8-bit OTP microcontroller based on the 80C51 architecture, featuring 32 KB on-chip OTP program memory, 512 B RAM, four 8-bit I/O ports, three 16-bit timers (T0/T1/T2), a full-duplex enhanced UART with framing error detection, and a programmable counter array (PCA) supporting PWM, capture, and compare functions. It operates at 2.7–5.5 V and supports both 6-clock and 12-clock modes for up to 30 MHz (6-clock) or 33 MHz (12-clock) operation, targeting motor control and embedded industrial systems.
For engineers reviewing the P87C51RC2BBD,157 datasheet, P87C51RC2BBD,157 pinout, P87C51RC2BBD,157 application, or P87C51RC2BBD,157 equivalent, key selection criteria include OTP capacity (32 KB), PCA-based PWM capability, LQFP-44 package compatibility, dual clock mode configurability (via CKCON.X2 or OTP bit OX2), and support for low-voltage operation down to 2.7 V with power-down and idle modes.
Technical Context
The P87C51RC2BBD,157 implements an accelerated 80C51 CPU core with full instruction set compatibility and static CMOS design enabling 0–33 MHz operation. Its clock system allows software-selectable 6-clock or factory-programmable 6-clock/12-clock mode, directly affecting instruction throughput and serial baud rate generation.
It integrates a 5-channel Programmable Counter Array (PCA) with dedicated CEX0–CEX4 pins for PWM output and edge-triggered capture, plus Timer 2 configured as a baud-rate generator or clock-out source. The enhanced UART supports automatic address recognition and framing error detection, while interrupt handling includes seven sources across four priority levels with nested vectoring.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 80C51-compatible 8-bit CPU with Boolean processor and static operation |
| OTP Memory | 32 KB on-chip one-time programmable ROM for firmware storage |
| RAM | 512 bytes internal data RAM, expandable externally to 64 KB via MOVX |
| Operating Voltage | 2.7 V to 5.5 V - enables direct interface with 3.3 V and 5 V logic systems |
| Max Clock Frequency | 30 MHz at 6-clock mode or 33 MHz at 12-clock mode (VCC = 5 V) |
| I/O Pins | 32 configurable bidirectional I/O pins across Ports 0–3, with internal pull-ups on P1/P2/P3 |
| Timer Resources | Three 16-bit timers/counters (T0/T1/T2) + five-channel PCA for PWM/capture/compare |
Pinout & Package
LQFP-44 package (SOT389-1), 10 mm × 10 mm body, 0.8 mm pitch, exposed pad optional; RoHS-compliant, industrial temperature range (0 °C to +70 °C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0.0–P0.7 | Open-drain bidirectional port / AD0–AD7 | Multiplexed address/data bus for external memory access; requires external pull-ups for general I/O use |
| P1.0–P1.7 | Bidirectional port with internal pull-ups | Includes T2, T2EX, ECI, and five PCA channels (CEX0–CEX4) - primary PWM and capture interface |
| P2.0–P2.7 | Bidirectional port with internal pull-ups / A8–A15 | High-order address bus during 16-bit external memory access; retains value during 8-bit MOVX @Ri |
| P3.0–P3.7 | Bidirectional port with internal pull-ups | Dedicated functions: RxD/TxD (UART), INT0/INT1 (external interrupts), T0/T1 (timer inputs), WR/RD (memory strobes) |
| RST | Active-high reset input | Two-machine-cycle high pulse required; internal weak pull-down permits capacitor-based power-on reset |
| XTAL1/XTAL2 | Oscillator input/output | Supports crystal (1–33 MHz) or external clock drive; XTAL2 unconnected when using external clock |
| EA/VPP | External access enable / programming voltage | High = execute from internal OTP; low = fetch from external program memory; latched at RST release |
| ALE/PROG | Address latch enable / programming pulse | Outputs address byte latch signal during external memory access; disabled via SFR auxiliary.0 |
| PSEN | Program store enable | Active-low read strobe for external program memory; inactive during internal code execution |
Key Features
| Feature | Design Value |
|---|---|
| 6-clock/12-clock mode selection | Software-configurable via CKCON.X2 or factory-programmed OTP bit OX2 - doubles effective instruction throughput in 6-clock mode |
| Programmable Counter Array (PCA) | Five independent channels (CEX0–CEX4) supporting simultaneous PWM generation, input capture, and software-timed events |
| Enhanced UART | Full-duplex operation with framing error detection and automatic address recognition - reduces host polling overhead in multi-drop networks |
| Low-power operation | Idle and Power-Down modes retain RAM/SFR contents; Power-Down exits via INT0/INT1 level-sensitive wake-up |
| Security and debug support | Three security bits and 64-byte encryption array prevent unauthorized firmware readout; ONCE mode enables in-circuit emulation without socket removal |
Applications
| Motor Control System | Industrial PLC I/O Module |
|---|---|
Use Scenario: Closed-loop DC motor speed regulation using feedback from encoder pulses and real-time PWM duty cycle adjustment. IC Role / Device Role / Timing Role: Primary controller executing PID algorithm, generating precise PWM signals via PCA channels, and capturing encoder edges on CEX pins. Use Value: 32 KB OTP accommodates complex control firmware; PCA's five independent channels allow concurrent PWM output and quadrature decoding without CPU intervention. | Use Scenario: Modular digital input/output expansion unit with isolated 24 V DC sensing and relay driving, communicating via RS-485. IC Role / Device Role / Timing Role: Protocol handler and I/O scheduler managing UART-based Modbus RTU frames, scanning discrete inputs, and updating outputs at fixed intervals. Use Value: Enhanced UART with framing error detection ensures robust serial communication; 32 I/O pins and external memory interface support scalable I/O mapping and configuration storage. |
| Embedded HMI Controller | Power Supply Monitoring Unit |
Use Scenario: Standalone display interface with keypad scan, LED backlight dimming, and status reporting over UART. IC Role / Device Role / Timing Role: Human-machine interface coordinator generating variable-frequency PWM for backlight control and debouncing mechanical keys via timer-driven sampling. Use Value: Dual clock mode allows high-speed PWM generation (6-clock) while maintaining accurate UART timing (12-clock); 512 B RAM suffices for display buffer and state variables. | Use Scenario: AC/DC power supply supervisory module monitoring rail voltages, temperatures, and fan tachometer signals. IC Role / Device Role / Timing Role: Analog monitoring agent using external ADC interface (via MOVX), capturing periodic samples with Timer 2, and triggering alerts via UART or GPIO. Use Value: Low-voltage operation (2.7 V) ensures functionality during brownout conditions; Power-Down mode extends battery life in backup-supervised units. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT89C51RC2-24PU | Same 8051 core, 32 KB Flash (not OTP), 512 B RAM, DIP-40 package | Field-reprogrammable firmware; lacks PCA and enhanced UART features of P87C51RC2BBD,157 | Select for prototyping or low-volume production where reflash capability outweighs PCA requirement |
| P89C51RD2BBD,157 | Successor device: 64 KB Flash, 1 KB RAM, same LQFP-44 package, added I²C interface | Higher memory density and EEPROM-like reprogrammability; compatible pinout but requires firmware adaptation for Flash vs OTP boot behavior | Select for new designs requiring larger code space and field updates; not drop-in due to Flash initialization sequence differences |
Compared with AT89C51RC2-24PU and P89C51RD2BBD,157, the P87C51RC2BBD,157 offers deterministic OTP execution timing and integrated PCA hardware ideal for hard real-time motor control, whereas alternatives trade off programmability or peripheral richness for memory scalability.
Availability
P87C51RC2BBD,157 is available at Aetrix Electronics and suitable for motor control systems, industrial PLC I/O modules, embedded HMI controllers, and power supply monitoring units requiring stable component supply, long-term lifecycle assurance, and industrial temperature grade performance.
Supply support for P87C51RC2BBD,157 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company formed from the spin-off of Philips Semiconductors in 2006, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The P87C51RC2BBD,157 belongs to the legacy P87C51x2 OTP microcontroller family designed for cost-sensitive, high-reliability embedded control applications where firmware immutability and deterministic timing are critical - especially in motor drives and industrial automation.
FAQ
What is the maximum operating frequency of the P87C51RC2BBD,157?
The P87C51RC2BBD,157 supports up to 33 MHz in 12-clock mode and 30 MHz in 6-clock mode at VCC = 5 V. At 3 V, the maximum frequency is reduced to 16 MHz. The actual achievable speed depends on the selected clock mode (configured via CKCON.X2 or OTP bit OX2) and supply voltage stability. The P87C51RC2BBD,157 must be operated within these limits to ensure correct instruction execution and peripheral timing compliance.
Does the P87C51RC2BBD,157 support in-system programming?
No, the P87C51RC2BBD,157 uses one-time programmable (OTP) memory and does not support in-system or in-circuit reprogramming. Firmware must be programmed using a parallel programmer before soldering. The P87C51RC2BBD,157 is intended for production applications where code is finalized and verified prior to manufacturing, ensuring immunity to accidental overwrite or corruption during field operation.
How many PWM channels does the P87C51RC2BBD,157 provide?
The P87C51RC2BBD,157 provides five independent PWM-capable channels via its Programmable Counter Array (PCA), accessible on P1.3 (CEX0) through P1.7 (CEX4). Each channel can be individually configured for edge-aligned or center-aligned PWM output with programmable period and duty cycle. This capability is implemented in hardware and does not consume CPU cycles during waveform generation - a key feature of the P87C51RC2BBD,157 for real-time motor control.
What package type is used for the P87C51RC2BBD,157?
The P87C51RC2BBD,157 uses a plastic quad flat pack (LQFP) with 44 leads (SOT389-1), measuring 10 mm × 10 mm with 0.8 mm lead pitch. This surface-mount package supports automated assembly and provides adequate thermal and electrical performance for industrial ambient conditions. The P87C51RC2BBD,157's pinout matches other members of the P87C51x2 family in LQFP-44, enabling layout reuse across memory variants.
Can the P87C51RC2BBD,157 operate from a 3.3 V supply?
Yes, the P87C51RC2BBD,157 is fully specified for operation from 2.7 V to 5.5 V, making it compatible with standard 3.3 V logic systems. At 3.3 V, the maximum operating frequency is 16 MHz (both clock modes), and all I/O pins maintain TTL/CMOS compatibility. The P87C51RC2BBD,157's wide voltage range simplifies power design in mixed-voltage embedded systems without requiring level shifters for interfacing with 3.3 V peripherals.
P87C51RC2BBD,157 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 44-LQFP
- Series:
- 87C
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 33MHz
- Connectivity:
- EBI/EMI, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 32
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- OTP
- EEPROM Size:
- -
- RAM Size:
- 512 x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
P87C51RC2BBD,157 FAQ
1.How can I place an order for P87C51RC2BBD,157 through Aetrix?
Please submit a Request for Quotation (RFQ) for P87C51RC2BBD,157 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P87C51RC2BBD,157 reliable?
The price and inventory of P87C51RC2BBD,157 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P87C51RC2BBD,157 is usually 5 days.
3.What payment methods are accepted for P87C51RC2BBD,157?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P87C51RC2BBD,157 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P87C51RC2BBD,157?
P87C51RC2BBD,157 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P87C51RC2BBD,157 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P87C51RC2BBD,157?
For technical support, including P87C51RC2BBD,157 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P87C51RC2BBD,157 requirements.
6.How does Aetrix verify that P87C51RC2BBD,157 is sourced from the original manufacturer or authorized distributors?
All P87C51RC2BBD,157 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P87C51RC2BBD,157 meets industry standards.
7.What is the process for return or replacement of P87C51RC2BBD,157?
All P87C51RC2BBD,157 units undergo pre-shipment inspection (PSI). If there is an issue with P87C51RC2BBD,157, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P87C51RC2BBD,157 part is unused and in its original packaging.
Return procedure for P87C51RC2BBD,157:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P87C51RC2BBD,157 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

