NXP Semiconductors P87C51RC2FN,112
- Part No.:
- P87C51RC2FN,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 40-DIP (0.600", 15.24mm)
- Datasheet:
-
P87C51RC2FN,112.pdf
- Description:
- IC MCU 8BIT 32KB OTP 40DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,857
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P87C51RC2FN,112 from NXP Semiconductors (formerly Philips) is an 8-bit OTP microcontroller based on the 80C51 architecture, featuring 32 KB on-chip OTP program memory, 512 B RAM, four 8-bit I/O ports, three 16-bit timers (T0/T1/T2), a full-duplex enhanced UART with framing error detection, and a programmable counter array (PCA) supporting PWM and capture/compare functions. It operates from 2.7 V to 5.5 V at up to 33 MHz in 12-clock mode and targets motor control, industrial automation, and embedded instrumentation requiring high-speed I/O and precise timing.
For engineers reviewing the P87C51RC2FN,112 datasheet, P87C51RC2FN,112 pinout, P87C51RC2FN,112 application, or P87C51RC2FN,112 equivalent, this page delivers verified technical context, package-specific pin mapping for DIP40, real-world application scenarios, and validated alternative parts - all grounded in the official 2003 Philips product data sheet.
Technical Context
The P87C51RC2FN,112 implements a static CMOS 80C51 core with 100% instruction set compatibility and supports both 6-clock and 12-clock operation modes via OTP bit OX2 or SFR bit X2 (CKCON.0). Its enhanced peripheral set includes Timer 2 with capture/compare capability, PCA with five independent modules (CEX0–CEX4), and dual data pointers for efficient external memory access.
It integrates low-power features including Idle and Power-Down modes, asynchronous port reset, programmable clock-out on P1.0 (61 Hz–8 MHz range), and security bits with 64-byte encryption array. The device uses internal oscillator circuitry compatible with crystal or resonator inputs at XTAL1/XTAL2 and supports external memory expansion up to 64 KB ROM and 64 KB RAM.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 80C51-compatible 8-bit CPU with Boolean processor and fully static operation |
| OTP Memory | 32 KB - non-volatile program storage; one-time programmable, no rewrites |
| RAM | 512 bytes - on-chip data memory for variables and stack; expandable externally to 64 KB |
| Operating Voltage | 2.7 V to 5.5 V - enables direct interface with 3.3 V and 5 V logic systems |
| Max Clock Frequency | 33 MHz at 5 V in 12-clock mode; 30 MHz at 3 V - delivers 2.75 MIPS performance |
| I/O Ports | Four 8-bit bidirectional ports (P0–P3) with internal pull-ups; P0 open-drain for multiplexed AD bus |
| Timers & Counters | Three 16-bit timers (T0/T1/T2); T2 supports capture, compare, reload, and baud-rate generation |
| Serial Interface | Full-duplex enhanced UART with automatic address recognition and framing error detection |
Pinout & Package
Package: 40-pin Plastic Dual In-Line Package (DIP40), SOT129-1, rated for –40 °C to +85 °C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0.0–P0.7 (pins 39–32) | Port 0 I/O / AD0–AD7 | Open-drain bidirectional port; multiplexes low-order address/data bus during external memory access |
| P1.0–P1.7 (pins 1–8) | Port 1 I/O with alternate functions | Includes T2 (P1.0), T2EX (P1.1), ECI (P1.2), and CEX0–CEX4 (P1.3–P1.7) for PCA operation |
| P2.0–P2.7 (pins 21–28) | Port 2 I/O / A8–A15 | Bidirectional port with internal pull-ups; outputs high-order address byte during 16-bit external memory access |
| P3.0–P3.7 (pins 10–17) | Port 3 I/O with secondary functions | Includes RxD/TxD (UART), INT0/INT1 (external interrupts), T0/T1 (timer inputs), WR/RD (memory strobes) |
| RST (pin 9) | Reset input | Active-high asynchronous reset; requires ≥2 machine cycles (12/24 oscillator periods) while oscillator runs |
| XTAL1 (pin 15), XTAL2 (pin 14) | Oscillator inputs | Supports crystal/resonator connection; XTAL1 accepts external clock source when XTAL2 is left unconnected |
| EA/VPP (pin 29) | External Access Enable | High = execute from internal OTP; low = fetch code from external program memory; also receives VPP during programming |
| ALE/PROG (pin 30) | Address Latch Enable | Outputs pulse to latch P0 address bits; can be disabled via SFR auxiliary.0 for timing-critical applications |
Key Features
| Feature | Design Value |
|---|---|
| Programmable Counter Array (PCA) | Five independent capture/compare modules (CEX0–CEX4) enable simultaneous PWM generation and edge-triggered event timing |
| Selectably Optimized Clock Mode | Software- or programmer-configurable 6-clock or 12-clock operation - doubles effective throughput vs standard 80C51 in 6-clock mode |
| Enhanced UART with Framing Detection | Full-duplex serial interface detects framing errors and supports automatic slave address recognition for multi-drop bus systems |
| Low-Power Operation Modes | Idle mode halts CPU while preserving peripherals; Power-Down stops oscillator and reduces current to µA level with wake-up via INT0/INT1 |
| Security and Code Protection | Three programmable security bits and 64-byte encryption array prevent unauthorized readout of OTP contents |
| Programmable Clock-Out | 50% duty cycle clock output on P1.0 (61 Hz–8 MHz range) usable for synchronizing external logic or driving ADC sampling clocks |
Applications
| Motor Control System | Industrial PLC I/O Module |
|---|---|
Use Scenario: Closed-loop DC motor speed regulation using feedback from optical encoder and real-time PWM adjustment. IC Role / Device Role / Timing Role: Primary controller executing PID algorithm, generating variable-duty-cycle PWM on CEX pins, capturing encoder pulses via T2/ECI, and managing UART-based HMI communication. Use Value: Integrated PCA eliminates need for external PWM generator IC; 32 KB OTP accommodates firmware with safety monitoring and fault logging. | Use Scenario: Standalone digital input/output expansion unit interfacing with main PLC CPU over RS-485. IC Role / Device Role / Timing Role: Protocol handler and I/O scheduler - parses Modbus RTU frames via enhanced UART, scans 32 GPIOs (P0–P3), and manages interrupt-driven edge detection on INT0/INT1. Use Value: Full-duplex UART with framing error detection ensures robust serial comms; 512 B RAM suffices for register-mapped I/O buffer and command queue. |
| Embedded Data Logger | Power Supply Monitor Unit |
Use Scenario: Battery-powered environmental sensor node recording temperature/humidity at 10-second intervals to external EEPROM. IC Role / Device Role / Timing Role: System orchestrator - wakes from Power-Down on RTC alarm, reads sensors via I²C (bit-banged on P1.x), stores data using external memory interface (P0/P2/WR/RD), and transmits logs via UART. Use Value: Low-voltage operation (2.7 V) extends battery life; dual data pointers accelerate burst writes to external memory. | Use Scenario: AC/DC power supply with overvoltage, undervoltage, and overtemperature protection and LED status indication. IC Role / Device Role / Timing Role: Safety supervisor - monitors analog inputs (via external ADC), triggers shutdown via GPIO-controlled relays, logs fault events to internal RAM, and drives status LEDs with precise PWM dimming. Use Value: Hardware watchdog timer (WDT) and asynchronous reset ensure fail-safe recovery; PCA modules generate flicker-free LED dimming without CPU overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT89C51RC2-24PU | 24 MHz max (12-clock), 32 KB Flash (reprogrammable), 512 B RAM, same DIP40 package and 8051 instruction set | Flash memory enables iterative firmware updates in-system; lacks PCA and enhanced UART features of P87C51RC2FN,112 | Select when field firmware upgrades are required and PCA functionality is not needed |
| P89C51RD2FA | 64 KB OTP, 1 KB RAM, identical PCA, UART, and clock architecture; PLCC44 package (SOT187-2), –40 °C to +85 °C | Higher memory capacity suits larger protocol stacks; different package requires PCB redesign; same functional peripheral set | Select when >32 KB code space is required and PLCC packaging is acceptable |
Compared with AT89C51RC2-24PU, P87C51RC2FN,112 offers superior real-time control via PCA-based PWM and capture, while P89C51RD2FA extends memory headroom at the cost of footprint change - both alternatives retain 8051 software compatibility but differ in reprogrammability, memory size, and physical integration.
Availability
P87C51RC2FN,112 is available at Aetrix Electronics and suitable for motor control systems, industrial PLC I/O modules, embedded data loggers, and power supply monitor units requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for P87C51RC2FN,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors, formerly Philips Semiconductors, designs high-reliability mixed-signal ICs for automotive, industrial, and consumer applications with emphasis on longevity and qualification rigor.
The P87C51RC2FN,112 belongs to the P87C51RA2/RB2/RC2/RD2 OTP microcontroller family, engineered for cost-sensitive, high-volume embedded control applications demanding deterministic timing, low power, and long-term supply stability - especially where Flash reprogramming is unnecessary.
FAQ
What is the maximum operating frequency of the P87C51RC2FN,112 and under what conditions?
The P87C51RC2FN,112 supports up to 33 MHz at VCC = 5 V in 12-clock mode and up to 30 MHz at VCC = 3 V. In 6-clock mode, it achieves equivalent throughput at half the oscillator frequency - e.g., 16.5 MHz crystal yields 33 MHz effective CPU speed. These ratings assume operation within the specified –40 °C to +85 °C temperature range and proper decoupling per the 2003 Philips datasheet.
Does the P87C51RC2FN,112 support in-system programming or reprogramming after initial OTP programming?
No, the P87C51RC2FN,112 uses One-Time Programmable (OTP) memory - once programmed, the 32 KB code space cannot be erased or rewritten. Programming requires parallel programming hardware and the OX2 clock-mode bit must be set during this process. For reprogrammable alternatives, consider Flash-based derivatives like the AT89C51RC2-24PU.
How many capture/compare channels does the PCA module in the P87C51RC2FN,112 provide?
The P87C51RC2FN,112 includes a five-channel Programmable Counter Array (PCA), with dedicated pins CEX0 through CEX4 mapped to P1.3–P1.7. Each channel supports independent capture, compare, PWM, and software timer functions - enabling simultaneous motor phase control, encoder counting, and LED dimming without CPU intervention.
What package type and pin count does the P87C51RC2FN,112 use, and what is its temperature rating?
The P87C51RC2FN,112 is supplied in a 40-pin Plastic Dual In-Line Package (DIP40), SOT129-1, qualified for industrial temperature operation from –40 °C to +85 °C. This through-hole package supports prototyping, legacy board replacement, and applications requiring mechanical robustness and manual assembly compatibility.
Can the P87C51RC2FN,112 operate from a 3.3 V supply, and what are the implications for timing performance?
Yes, the P87C51RC2FN,112 operates across 2.7 V to 5.5 V. At 3.3 V, the maximum guaranteed frequency is 16 MHz in 12-clock mode (per datasheet Table on page 3), delivering ~1.33 MIPS. Performance scales linearly with voltage and clock mode - using 6-clock mode at 3.3 V allows up to 32 MHz oscillator input for equivalent 16 MHz throughput, maintaining compatibility with 3.3 V peripheral interfaces.
P87C51RC2FN,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 40-DIP (0.600", 15.24mm)
- Series:
- 87C
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 33MHz
- Connectivity:
- EBI/EMI, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 32
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- OTP
- EEPROM Size:
- -
- RAM Size:
- 512 x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
P87C51RC2FN,112 FAQ
1.How can I place an order for P87C51RC2FN,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for P87C51RC2FN,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P87C51RC2FN,112 reliable?
The price and inventory of P87C51RC2FN,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P87C51RC2FN,112 is usually 5 days.
3.What payment methods are accepted for P87C51RC2FN,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P87C51RC2FN,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P87C51RC2FN,112?
P87C51RC2FN,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P87C51RC2FN,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P87C51RC2FN,112?
For technical support, including P87C51RC2FN,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P87C51RC2FN,112 requirements.
6.How does Aetrix verify that P87C51RC2FN,112 is sourced from the original manufacturer or authorized distributors?
All P87C51RC2FN,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P87C51RC2FN,112 meets industry standards.
7.What is the process for return or replacement of P87C51RC2FN,112?
All P87C51RC2FN,112 units undergo pre-shipment inspection (PSI). If there is an issue with P87C51RC2FN,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P87C51RC2FN,112 part is unused and in its original packaging.
Return procedure for P87C51RC2FN,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P87C51RC2FN,112 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

