NXP Semiconductors P87C51RD2BBD,157
- Part No.:
- P87C51RD2BBD,157
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 44-LQFP
- Datasheet:
-
P87C51RD2BBD,157.pdf
- Description:
- IC MCU 8BIT 64KB OTP 44LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,952
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P87C51RD2BBD,157 from NXP Semiconductors (formerly Philips) is an 8-bit OTP microcontroller based on the 80C51 architecture, featuring 64 KB on-chip OTP program memory, 1 KB RAM, four 8-bit I/O ports, three 16-bit timers (T0/T1/T2), a full-duplex enhanced UART with framing error detection, and a programmable counter array (PCA) supporting PWM, capture, and compare functions. It operates from 2.7 V to 5.5 V at up to 33 MHz in 12-clock mode and targets motor control, industrial automation, and embedded systems requiring high-speed I/O and precise timing.
For engineers reviewing the P87C51RD2BBD,157 datasheet, P87C51RD2BBD,157 pinout, P87C51RD2BBD,157 application, or P87C51RD2BBD,157 equivalent, key selection criteria include its LQFP-44 package, 64 KB OTP/1 KB RAM configuration, 6-/12-clock mode flexibility, PCA-based PWM capability, and support for low-power idle and power-down modes - all critical for resource-constrained real-time control designs.
Technical Context
The P87C51RD2BBD,157 implements an accelerated 80C51 CPU core with dual clocking modes (6- or 12-clock per machine cycle), selectable via OTP bit OX2 or SFR bit X2 in CKCON. Its enhanced peripheral set includes Timer 2 with capture/compare and baud-rate generation, a full-duplex UART with automatic address recognition, and a 5-channel PCA supporting simultaneous PWM outputs and input capture.
It integrates dual data pointers, security bits (3-bit), 64-byte encryption array, and seven interrupt sources across four priority levels. The device supports external memory expansion up to 64 KB ROM and 64 KB RAM, with Port 0 serving as multiplexed AD0–AD7 and Port 2 as A8–A15 during external accesses - enabling flexible system scalability in legacy 8051-based designs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 80C51-compatible 8-bit CPU with Boolean processor and fully static operation |
| Program Memory | 64 KB one-time-programmable (OTP) ROM - non-volatile code storage without external EPROM |
| Data Memory | 1 KB on-chip RAM - sufficient for stack, variables, and small buffers without external SRAM |
| Operating Voltage | 2.7 V to 5.5 V - supports battery-powered and mixed-voltage industrial systems |
| Max Clock Frequency | 33 MHz at 5 V in 12-clock mode (30 MHz at 3 V) - enables high-throughput I/O and timer resolution |
| I/O Ports | Four 8-bit bidirectional ports (P0–P3) with internal pull-ups - direct interface to switches, LEDs, sensors, and bus peripherals |
| Timers/Counters | Three 16-bit timers (T0/T1/T2) plus 5-channel PCA - supports PWM motor drive, pulse capture, and multi-rate timing |
| Serial Interface | Full-duplex enhanced UART with framing error detection and automatic address recognition - robust RS-232/RS-485 communication |
Pinout & Package
Package: LQFP-44 (SOT389-1), 10 mm × 10 mm, 0.8 mm pitch, lead-free compatible.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0.0–P0.7 | Port 0 bidirectional I/O / AD0–AD7 | Multiplexed address/data bus for external memory access; open-drain with internal pull-ups when used as GPIO |
| P1.0–P1.7 | Port 1 bidirectional I/O | General-purpose I/O with alternate PCA functions (CEX0–CEX4, T2, T2EX, ECI) - enables 5-channel PWM or input capture |
| P2.0–P2.7 | Port 2 bidirectional I/O / A8–A15 | High-order address bus for 16-bit external memory addressing; retains value during 8-bit MOVX @Ri operations |
| P3.0–P3.7 | Port 3 bidirectional I/O | Dedicated serial (RxD/TxD), interrupts (INT0/INT1), timers (T0/T1), and memory strobes (WR/RD) |
| RST | Active-high reset input | Asynchronous reset requiring ≥2 machine cycles (12/24 oscillator periods); internal VSS resistor enables RC power-on reset |
| XTAL1/XTAL2 | Oscillator input/output | Supports crystal (1–33 MHz) or external clock source; enables precise timing and synchronous peripheral operation |
| EA/VPP | External access enable / programming voltage | High = execute from internal OTP; low = fetch from external program memory; latched at RST release |
| ALE/PROG | Address latch enable / programming pulse | Outputs address latch pulse for external memory; disabled via AUXR.0 to reduce EMI during non-memory operations |
Key Features
| Feature | Design Value |
|---|---|
| 6-/12-clock mode selection | Software- or OTP-configurable clock division - doubles effective throughput vs. standard 80C51 in 6-clock mode |
| Programmable Counter Array (PCA) | Five independent channels supporting PWM generation, edge-triggered capture, and software-timed compare - replaces discrete timers in motor control |
| Enhanced UART | Framing error detection and automatic address recognition - enables reliable multi-drop serial networks without host polling overhead |
| Low-power operation | Idle and power-down modes with wake-up via external interrupt - extends battery life in portable instrumentation |
| Security and protection | Three programmable security bits and 64-byte encryption array - prevents unauthorized code readout and cloning |
| EMI reduction | Configurable ALE inhibit, slew-rate-controlled outputs, and 6-clock mode - meets industrial radiated emission requirements |
Applications
| Motor Control System | Industrial PLC I/O Module |
|---|---|
Use Scenario: Closed-loop DC/BLDC motor drive with speed feedback and current sensing. IC Role / Device Role / Timing Role: Main controller executing PID algorithm, generating 3-phase PWM via PCA, and managing UART-based HMI communication. Use Value: 5-channel PCA delivers synchronized PWM outputs with <1 µs jitter; 64 KB OTP stores firmware + calibration tables; 1 KB RAM accommodates real-time control variables. | Use Scenario: DIN-rail mounted digital input/output expansion unit with Modbus RTU protocol. IC Role / Device Role / Timing Role: Protocol handler and I/O scheduler - receives commands via UART, scans 32-channel opto-isolated inputs, and drives relay outputs. Use Value: Enhanced UART with automatic address recognition simplifies multi-device addressing; four 8-bit ports directly interface to isolation ICs without glue logic. |
| Embedded Data Logger | Power Supply Monitor |
Use Scenario: Battery-powered environmental sensor node logging temperature/humidity to SPI flash. IC Role / Device Role / Timing Role: Sensor interface hub - reads analog sensors via external ADC, timestamps data using Timer 2, and stores records via UART-to-flash bridge. Use Value: Low-voltage operation (2.7 V) extends battery life; power-down mode draws <10 µA; PCA captures timestamped events with microsecond precision. | Use Scenario: AC-DC power supply with overvoltage, undervoltage, and thermal fault monitoring. IC Role / Device Role / Timing Role: Safety supervisor - monitors analog feedback signals, triggers shutdown via PCA-driven gate drivers, and logs faults to non-volatile memory. Use Value: Dual data pointers accelerate EEPROM writes; watchdog timer (WDT) ensures fail-safe reset on firmware hang; 32 I/O pins support direct connection to comparators and optocouplers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT89C51ED2-RLTUM | 64 KB Flash (reprogrammable), 1.25 KB RAM, same 8051 core, but adds ISP and USB interface | Enables field firmware updates and PC connectivity; lacks PCA but offers more RAM and Flash endurance | Select for prototyping or applications requiring reprogrammability and USB host capability |
| STC89C52RC-PD | 8 KB Flash, 512 B RAM, 6-clock only, no PCA, lower max frequency (35 MHz), single power supply (3.3–5.5 V) | Suitable for cost-sensitive, low-complexity control tasks; lacks PWM precision and external memory support of P87C51RD2BBD,157 | Select for simple I/O control where OTP permanence and PCA are unnecessary |
Compared with AT89C51ED2-RLTUM and STC89C52RC-PD, the P87C51RD2BBD,157 provides OTP-based firmware security, deterministic 64 KB code space, and hardware-accelerated PCA for high-fidelity PWM - making it optimal for production motor drives and safety-critical industrial controllers where reprogramming risk and timing jitter must be eliminated.
Availability
P87C51RD2BBD,157 is available at Aetrix Electronics and suitable for motor control systems, industrial PLC modules, embedded data loggers, and power supply supervisors requiring stable component supply, long-term lifecycle support, and verified OTP microcontroller performance.
Supply support for P87C51RD2BBD,157 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader delivering high-performance mixed-signal and microcontroller solutions for automotive, industrial, and IoT markets.
The P87C51RD2BBD,157 belongs to NXP's legacy 80C51 family, designed specifically for cost-effective, high-reliability embedded control in industrial automation, motor drives, and instrumentation where OTP security, deterministic timing, and 8051 ecosystem compatibility are essential.
FAQ
What is the maximum operating frequency of the P87C51RD2BBD,157?
The P87C51RD2BBD,157 supports up to 33 MHz at 5 V in 12-clock mode and 30 MHz at 3 V. In 6-clock mode, it achieves equivalent throughput at half the oscillator frequency - e.g., 16.5 MHz crystal yields 33 MHz effective instruction rate. This dual-mode capability allows optimization between EMI reduction and processing speed in the P87C51RD2BBD,157.
Does the P87C51RD2BBD,157 support external memory expansion?
Yes, the P87C51RD2BBD,157 supports up to 64 KB external program memory and 64 KB external data memory. Port 0 provides AD0–AD7 (multiplexed address/data), Port 2 supplies A8–A15, and control signals PSEN, RD, WR, and ALE are available - enabling seamless interfacing with parallel SRAM, EPROM, or flash devices in the P87C51RD2BBD,157.
How many PWM channels does the P87C51RD2BBD,157 provide?
The P87C51RD2BBD,157 provides five independent PWM channels via its Programmable Counter Array (PCA), accessible through P1.3–P1.7 (CEX0–CEX4). Each channel supports configurable duty cycle, frequency, and edge-aligned output - enabling simultaneous control of multiple motors or actuators without CPU intervention in the P87C51RD2BBD,157.
What low-power modes are available on the P87C51RD2BBD,157?
The P87C51RD2BBD,157 offers three low-power modes: Stop Clock (oscillator halted, RAM/SFRs retained), Idle (CPU halted, peripherals active), and Power-Down (oscillator stopped, minimal current draw). Wake-up from Power-Down is supported by external interrupts INT0/INT1, allowing rapid resumption of real-time tasks in battery-operated P87C51RD2BBD,157 applications.
Is the P87C51RD2BBD,157 pin-compatible with other members of the P87C51RA2/RB2/RC2/RD2 family?
Yes, all P87C51RA2/RB2/RC2/RD2 variants share identical pinouts across the same package type (e.g., LQFP-44 for P87C51RD2BBD,157). This allows hardware reuse when scaling code size - for example, migrating from P87C51RC2BBD (32 KB OTP) to P87C51RD2BBD,157 (64 KB OTP) requires only firmware and OTP programming changes, not PCB redesign.
P87C51RD2BBD,157 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 44-LQFP
- Series:
- 87C
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 33MHz
- Connectivity:
- EBI/EMI, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 32
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- OTP
- EEPROM Size:
- -
- RAM Size:
- 1K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
P87C51RD2BBD,157 FAQ
1.How can I place an order for P87C51RD2BBD,157 through Aetrix?
Please submit a Request for Quotation (RFQ) for P87C51RD2BBD,157 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P87C51RD2BBD,157 reliable?
The price and inventory of P87C51RD2BBD,157 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P87C51RD2BBD,157 is usually 5 days.
3.What payment methods are accepted for P87C51RD2BBD,157?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P87C51RD2BBD,157 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P87C51RD2BBD,157?
P87C51RD2BBD,157 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P87C51RD2BBD,157 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P87C51RD2BBD,157?
For technical support, including P87C51RD2BBD,157 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P87C51RD2BBD,157 requirements.
6.How does Aetrix verify that P87C51RD2BBD,157 is sourced from the original manufacturer or authorized distributors?
All P87C51RD2BBD,157 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P87C51RD2BBD,157 meets industry standards.
7.What is the process for return or replacement of P87C51RD2BBD,157?
All P87C51RD2BBD,157 units undergo pre-shipment inspection (PSI). If there is an issue with P87C51RD2BBD,157, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P87C51RD2BBD,157 part is unused and in its original packaging.
Return procedure for P87C51RD2BBD,157:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P87C51RD2BBD,157 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

