My Inquiry
My Account
NXP Semiconductors P87C51X2BN,112
- Part No.:
- P87C51X2BN,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 40-DIP (0.600", 15.24mm)
- Datasheet:
-
P87C51X2BN,112.pdf
- Description:
- IC MCU 8BIT 4KB OTP 40DIP
- Quantity:
- Payment:
- Shipping:
Inventory:4,159
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P87C51X2BN,112 from NXP Semiconductors (formerly Philips) is a 4 KB OTP-based 8-bit 80C51 microcontroller in 40-pin DIP package, operating at 2.7–5.5 V with 128 B RAM, three 16-bit timers, full-duplex UART, and dual clock modes (6-/12-clock). It targets legacy industrial control, embedded instrumentation, and low-power sensor interface applications requiring ROM security and static operation down to 0 Hz.
For engineers reviewing the P87C51X2BN,112 datasheet, P87C51X2BN,112 pinout, P87C51X2BN,112 application, or P87C51X2BN,112 equivalent, this page delivers verified technical context, validated pin functions, real-world use scenarios, and two confirmed alternative parts - all aligned to the 2003 Jan 24 Philips product data sheet.
Technical Context
This device implements a static CMOS 80C51 core with fully compatible instruction set, supporting both 6-clock (max 30 MHz @ 5 V) and software-selectable 12-clock (max 33 MHz @ 5 V) execution modes via CKCON.X2 bit or OTP OX2 bit. It integrates on-chip oscillator, programmable clock-out on P1.0, and enhanced UART with framing error detection and automatic address recognition.
Power management includes idle mode (CPU halted, peripherals active) and power-down mode (oscillator stopped, RAM retained down to 2.0 V), with wake-up via external interrupt (INT0/INT1) or reset. Security features include 2-bit ROM protection and 64-byte encryption array.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 80C51-compatible 8-bit CPU with Boolean processor and static design enabling 0 Hz operation |
| Memory | 4 KB on-chip OTP ROM + 128 B RAM; supports up to 64 KB external program/data memory addressing |
| Timers/Counters | Three 16-bit timers: T0/T1 (standard) + T2 (capture/compare with reload); all support gate control and mode selection |
| Serial Interface | Full-duplex UART with framing error detection, automatic address recognition, and variable baud rate generation via T1 or T2 |
| Operating Voltage | 2.7 V to 5.5 V; low-voltage operation enables battery-powered or mixed-supply systems without level shifters |
| Max Clock Frequency | 30 MHz (6-clock mode @ 5 V) or 33 MHz (12-clock mode @ 5 V); 16 MHz max at 2.7–5.5 V for wide supply tolerance |
| I/O Ports | Four 8-bit bidirectional ports (P0–P3) with internal pull-ups on P1/P2/P3; P0 is open-drain with strong pull-ups during external memory access |
Pinout & Package
Package: Plastic Dual In-Line Package (DIP40), 40 leads, 600 mil width, SOT129-1, commercial temperature range (0 °C to +70 °C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1–8 (P1.0–P1.7) | Port 1 I/O | Bidirectional port with internal pull-ups; P1.0/T2 and P1.1/T2EX support Timer2 capture/reload and clock-out functionality |
| 9 (RST) | Reset Input | Active-high asynchronous reset requiring ≥2 machine cycles; internal diffused resistor enables capacitor-based power-on reset |
| 10–17 (P3.0–P3.7) | Port 3 I/O + Secondary Functions | Includes RxD/TxD (UART), INT0/INT1 (level-sensitive interrupts), T0/T1 (timer inputs), WR/RD (external memory strobes) |
| 18 (PSEN) | Program Store Enable | Output strobe for external program memory reads; inactive during internal code execution |
| 20 (VSS) | Ground Reference | 0 V reference for all digital and analog circuitry; must be connected before VCC during power-up |
| 21–28 (P2.0–P2.7) | Port 2 I/O / High-Address Bus | Outputs A8–A15 during external memory accesses; retains I/O function when not used for addressing |
| 30 (ALE/PROG) | Address Latch Enable / Programming Pulse | Outputs 1/6 (12-clock) or 1/3 (6-clock) oscillator frequency for external latch timing; doubles as EPROM programming pulse |
| 32–39 (P0.0–P0.7) | Port 0 I/O / AD0–AD7 | Open-drain bidirectional port; multiplexes low-order address and data bus during external memory access; requires external pull-ups for reliable high-level output |
| 40 (VCC) | Power Supply | Primary supply for logic, timers, UART, and I/O; supports stable operation across full 2.7–5.5 V range |
Key Features
| Feature | Design Value |
|---|---|
| 6-/12-clock mode select | Software-configurable via CKCON.X2 bit or OTP-programmed OX2 bit - enables runtime clock scaling without hardware change |
| Programmable clock-out | 50% duty cycle output on P1.0 (61 Hz–4 MHz @ 16 MHz osc.) usable for system synchronization or peripheral clocking |
| Low-power static design | Idle and power-down modes reduce current draw; RAM retention down to 2.0 V enables brown-out recovery without data loss |
| Enhanced UART | Framing error detection and automatic address recognition simplify multi-drop bus implementation and reduce firmware overhead |
| Security architecture | 2-bit ROM lock and 64-byte encryption array prevent unauthorized code extraction or cloning of OTP firmware |
Applications
| Industrial Control Panel | Legacy Instrumentation System |
|---|---|
Use Scenario: Standalone front-panel controller for HVAC or PLC I/O modules with keypad, LED indicators, and RS-232 diagnostics. IC Role / Device Role / Timing Role: Primary MCU executing control logic, managing 4×8 matrix keypad scan, driving 8-segment displays via port multiplexing, and handling UART-based service commands. Use Value: 128 B RAM suffices for state-machine variables; 4 KB OTP ensures field-upgrade-resistant firmware; DIP40 simplifies hand-soldered repair and replacement. |
Use Scenario: Embedded data logger in analog multimeter or calibration equipment capturing sensor readings and storing timestamps in external EEPROM. IC Role / Device Role / Timing Role: Host controller interfacing 12-bit ADC via bit-banged SPI, managing nonvolatile storage via I²C-compatible GPIO, and maintaining real-time clock via T2 auto-reload. Use Value: Three 16-bit timers enable precise sampling intervals and timestamp resolution; low-voltage operation (2.7 V) extends battery life in portable instruments. |
| Automotive Diagnostic Tool | Energy Meter Firmware Core |
Use Scenario: OBD-II interface adapter converting J1850 PWM signals to ASCII over USB-to-serial bridge, housed in compact plastic enclosure. IC Role / Device Role / Timing Role: Protocol translator running ISO 9141-2 stack, parsing vehicle ECU responses, and formatting human-readable output for host PC. Use Value: Full-duplex UART with framing error detection ensures robust serial communication; OTP prevents malicious firmware injection; DIP40 allows socketed field replacement. |
Use Scenario: Tamper-resistant electricity meter using isolated current sensing, pulse counting, and secure kWh accumulation with tamper-event logging. IC Role / Device Role / Timing Role: Secure metering engine executing anti-tamper algorithms, validating sensor integrity, and updating encrypted energy registers in external FRAM. Use Value: 2-bit ROM lock and encryption array protect billing firmware; power-down mode preserves accumulated kWh during mains outage; 4 KB OTP accommodates cryptographic routines. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| P80C51X2BN,112 | 4 KB ROM (mask-programmed), same DIP40 package and pinout, no OTP reprogrammability | Fixed firmware only; suitable for high-volume, unchanging designs where OTP cost premium is unjustified | Select when firmware is finalized and mask ROM reduces unit cost at scale |
| P87C52X2BN,112 | 8 KB OTP, identical DIP40 package, same 128 B RAM, adds 256 B extended RAM via MOVX | Supports larger control algorithms or protocol stacks; same footprint enables drop-in upgrade path | Select when additional code space is required without PCB redesign |
Compared with P80C51X2BN,112 and P87C52X2BN,112, the P87C51X2BN,112 offers optimal balance of OTP flexibility and minimal code size for cost-sensitive, medium-volume embedded controllers where firmware updates are rare but reprogramming capability is valued.
Availability
P87C51X2BN,112 is available at Aetrix Electronics and suitable for industrial control panels, legacy instrumentation systems, and automotive diagnostic tools requiring stable component supply, long-term lifecycle support, and RoHS-compliant through-hole microcontrollers.
Supply support for P87C51X2BN,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors (originally Philips Semiconductors) is a global leader in high-performance mixed-signal ICs, with expertise in automotive, industrial, and secure connectivity solutions.
The P87C51X2BN,112 belongs to the 80C51X2 OTP microcontroller family designed for cost-effective, low-power embedded control in legacy and maintenance-critical systems where reliability, long-term availability, and proven architecture matter more than advanced peripherals.
FAQ
What is the maximum operating frequency of the P87C51X2BN,112?
The P87C51X2BN,112 supports up to 30 MHz in 6-clock mode and 33 MHz in 12-clock mode when operated at 5 V ±10%. At lower supply voltages (2.7–5.5 V), the maximum frequency is limited to 16 MHz for both modes to ensure timing margin and stability across voltage variation.
Does the P87C51X2BN,112 support in-system programming?
No, the P87C51X2BN,112 uses one-time-programmable (OTP) ROM and does not support in-system programming. Programming requires a parallel programmer applying 12.75 V to the EA/VPP pin. Once programmed, the OTP cannot be erased or rewritten, making it suitable for finalized firmware deployments.
How is the P87C51X2BN,112 reset configured?
The P87C51X2BN,112 uses an active-high asynchronous reset on pin 9 (RST). A minimum pulse width of two machine cycles (24 oscillator periods in 12-clock mode) is required while the oscillator is running. An external RC network (capacitor to VCC, resistor to VSS) provides reliable power-on reset due to the internal diffused resistor on RST.
Can the P87C51X2BN,112 operate from a 3.3 V supply?
Yes, the P87C51X2BN,112 is fully specified for operation from 2.7 V to 5.5 V, including 3.3 V nominal supplies. At 3.3 V, the maximum clock frequency is 16 MHz in both 6- and 12-clock modes, and all I/O pins remain TTL/CMOS compatible with standard 3.3 V logic families.
What are the key differences between P87C51X2BN,112 and P80C51X2BN,112?
The P87C51X2BN,112 contains 4 KB of OTP memory, whereas the P80C51X2BN,112 contains 4 KB of mask-programmed ROM. Both share identical DIP40 packaging, pinout, RAM size (128 B), timers, UART, and electrical specifications. The OTP version allows prototyping and low-volume production without mask costs.
P87C51X2BN,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 40-DIP (0.600", 15.24mm)
- Series:
- 87C
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 33MHz
- Connectivity:
- EBI/EMI, UART/USART
- Peripherals:
- POR
- Number of I/O:
- 32
- Program Memory Size:
- 4KB (4K x 8)
- Program Memory Type:
- OTP
- EEPROM Size:
- -
- RAM Size:
- 128 x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
P87C51X2BN,112 FAQ
1.How can I place an order for P87C51X2BN,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for P87C51X2BN,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P87C51X2BN,112 reliable?
The price and inventory of P87C51X2BN,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P87C51X2BN,112 is usually 5 days.
3.What payment methods are accepted for P87C51X2BN,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P87C51X2BN,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P87C51X2BN,112?
P87C51X2BN,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P87C51X2BN,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P87C51X2BN,112?
For technical support, including P87C51X2BN,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P87C51X2BN,112 requirements.
6.How does Aetrix verify that P87C51X2BN,112 is sourced from the original manufacturer or authorized distributors?
All P87C51X2BN,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P87C51X2BN,112 meets industry standards.
7.What is the process for return or replacement of P87C51X2BN,112?
All P87C51X2BN,112 units undergo pre-shipment inspection (PSI). If there is an issue with P87C51X2BN,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P87C51X2BN,112 part is unused and in its original packaging.
Return procedure for P87C51X2BN,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P87C51X2BN,112 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
