NXP Semiconductors P87C660X2BBD,157
- Part No.:
- P87C660X2BBD,157
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 44-LQFP
- Datasheet:
-
P87C660X2BBD,157.pdf
- Description:
- IC MCU 8BIT 16KB OTP 44LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:215
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P87C660X2BBD from NXP Semiconductors (formerly Philips Semiconductors) is an 8-bit OTP microcontroller based on the 80C51 architecture, featuring 16 KB on-chip OTP memory, 512 B RAM, dual I²C interfaces (one Fast-mode at 400 kbit/s), 32 I/O pins, and operation from 2.7 V to 5.5 V at up to 33 MHz in 12-clock mode - used in industrial motor control and embedded sensor interface systems.
For engineers reviewing the P87C660X2BBD datasheet, P87C660X2BBD pinout, P87C660X2BBD application, or P87C660X2BBD equivalent, key selection considerations include its 44-pin LQFP package, single I²C port (Fast-mode only), programmable 6/12-clock CPU mode, PCA-based PWM capability, and support for low-power idle/power-down modes with external interrupt wake-up.
Technical Context
The P87C660X2BBD implements a static CMOS 80C51-compatible core with full instruction set compatibility and enhanced peripherals including three 16-bit timers (T0, T1, T2), a Programmable Counter Array (PCA) supporting PWM, capture/compare, and high-speed I/O, plus a full-duplex enhanced UART with framing error detection and automatic address recognition.
It integrates two I²C serial ports: one configurable between Fast-mode (400 kbit/s) and Standard-mode (100 kbit/s), and - critically - only the P87C661X2 variant supports a second I²C port; the P87C660X2BBD has exactly one I²C interface (SCL0/SDA0), confirmed by selection table and pin descriptions. Its clock system supports software-selectable 6-clock or 12-clock operation via CKCON.X2 bit, with OTP override capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | 80C51-compatible 8-bit CPU with Boolean processor and fully static operation |
| Memory | 16 KB on-chip OTP program memory + 512 B internal RAM; supports external RAM expansion up to 64 KB |
| Clock Speed | Up to 33 MHz at 5 V in 12-clock mode; up to 30 MHz at 3 V; 6-clock mode doubles effective throughput per cycle |
| I²C Interface | One Fast-mode I²C port (SCL0/SDA0) supporting 400 kbit/s; no second I²C - confirmed by selection table and block diagram |
| Timers & PCA | Three 16-bit timers (T0/T1/T2); PCA with five capture/compare modules (CEX0–CEX4) enabling multi-channel PWM generation |
| Power Modes | Idle mode (CPU halted, peripherals active); Power-down mode (oscillator stopped, RAM retained down to 2 V); wake-up via INT0/INT1 |
| Supply Voltage | 2.7 V to 5.5 V operation; low-voltage functionality maintained across full temperature range (0 °C to +70 °C) |
Pinout & Package
Package: LQFP44 (plastic low-profile quad flat package, 10 × 10 × 1.4 mm, SOT389–1), rated for 0 °C to +70 °C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0.0–P0.7 | Open-drain bidirectional I/O / AD0–AD7 | Multiplexed address/data bus for external memory access; requires external pull-ups for reliable high-level input |
| P1.0–P1.7 | Bidirectional I/O with internal pull-ups | Includes T2/T2EX (P1.0/P1.1), ECI (P1.2), CEX0–CEX2 (P1.3–P1.5), SCL0/SDA0 (P1.6/P1.7) - primary PCA and I²C interface |
| P2.0–P2.7 | Bidirectional I/O / A8–A15 | High-order address bus during 16-bit external memory access; retains port function when not addressing memory |
| P3.0–P3.7 | Bidirectional I/O with alternate functions | RxD/TxD (UART), INT0/INT1 (level-sensitive wake-up), T0/T1 (timer inputs), WR/RD (external memory strobes) |
| RST | Active-high reset input | Requires ≥2 machine cycles HIGH (12/24 oscillator periods) while oscillator runs; enables power-on and external reset recovery |
| XTAL1/XTAL2 | Crystal oscillator inputs | Supports quartz crystal or ceramic resonator; internal inverting amplifier eliminates need for external components |
| VCC/VSS | Power supply and ground | Four dedicated ground pins (VSS1/VSS2/VSS3/VSS32) improve noise immunity and EMC performance |
Key Features
| Feature | Design Value |
|---|---|
| OTP Memory Security | Three programmable security bits and 64-byte encryption array prevent unauthorized code read-out |
| Programmable Clock-Out | P1.0 outputs 50% duty-cycle clock (61 Hz–4 MHz @16 MHz, 12-clock mode) for system synchronization or peripheral timing |
| Enhanced Interrupt System | Eight interrupt sources (7 external + 1 internal), four priority levels, and nested interrupt handling for deterministic real-time response |
| Low-EMI Operation | Configurable ALE inhibit, slew-rate-controlled outputs, and 6-clock mode reduce radiated emissions in noise-sensitive environments |
| Dual Data Pointers | Independent DPTR and DPTR1 enable efficient data movement between internal/external RAM and code space without register overhead |
Applications
| Motor Control | Sensor Interface |
|---|---|
Use Scenario: Closed-loop DC/BLDC motor control with speed feedback and current sensing. IC Role / Device Role / Timing Role: Main controller executing PID algorithm, generating PWM via PCA, reading quadrature encoder via T2EX/ECI, and communicating status over I²C. Use Value: Single-chip solution eliminates external PWM generator and logic; 33 MHz 12-clock mode ensures sub-10 µs loop execution time. | Use Scenario: Multi-sensor node aggregating temperature, humidity, and pressure data for HVAC monitoring. IC Role / Device Role / Timing Role: Sensor hub managing I²C slave devices, performing local calibration math, and transmitting results via UART to host MCU. Use Value: Integrated 512 B RAM buffers burst reads; low-voltage operation (2.7 V) extends battery life in wireless nodes. |
| Industrial PLC I/O Module | Legacy Equipment Upgrade |
Use Scenario: DIN-rail mounted digital I/O module with opto-isolated inputs/outputs and Modbus RTU over RS-485. IC Role / Device Role / Timing Role: Protocol handler and I/O state manager using UART with framing error detection and port pins for GPIO control. Use Value: Full-duplex UART with automatic address recognition simplifies Modbus slave implementation; 32 I/O pins support 16-in/16-out configuration. | Use Scenario: Retrofitting aging 8051-based instrumentation with enhanced memory and communication capability. IC Role / Device Role / Timing Role: Pin-compatible drop-in replacement for legacy 87C51 variants, leveraging same PCB layout and toolchain. Use Value: 100% 80C51 instruction compatibility ensures zero firmware changes; 16 KB OTP enables feature-rich field upgrades without external memory. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| P87C661X2BBD | Same package, voltage, and speed; adds second Fast-mode I²C port (SCL1/SDA1) and slew-rate control on I²C outputs | Required where dual independent I²C buses are needed (e.g., sensor + display interface) | Select P87C661X2BBD only if second I²C is mandatory; otherwise P87C660X2BBD reduces cost and design complexity |
| AT89C51RD2-UM | 16 KB Flash (not OTP), 1280 B RAM, single I²C, 6-clock only, 40 MHz max, different SFR map and pinout | Preferred for prototyping and iterative development due to reprogrammable Flash memory | Choose AT89C51RD2-UM for design flexibility; avoid for production OTP security or exact 80C51 peripheral timing requirements |
Compared with P87C661X2BBD, the P87C660X2BBD omits the second I²C interface and associated pins, reducing pin count utilization and BOM cost; versus AT89C51RD2-UM, it offers OTP security and guaranteed 80C51 peripheral behavior but lacks in-system reprogrammability.
Availability
P87C660X2BBD is available at Aetrix Electronics and suitable for industrial motor control, sensor interface modules, and legacy equipment upgrades requiring stable component supply, long-term lifecycle support, and verified OTP firmware integrity.
Supply support for P87C660X2BBD includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader delivering high-performance mixed-signal solutions for automotive, industrial, and IoT applications, with deep heritage in 8-bit microcontroller innovation.
The P87C660X2BBD belongs to the P8xC66xX2 family designed specifically for cost-sensitive, low-power embedded control applications demanding robust I²C communication, precise PWM timing, and secure firmware storage in OTP.
FAQ
What is the maximum operating frequency of the P87C660X2BBD at 3.3 V?
The P87C660X2BBD operates up to 16 MHz at 3.3 V in both 6-clock and 12-clock modes, as specified in the Selection Table on page 3 of the 2003 Oct 02 product data sheet. This limit ensures stable timing margins and meets DC electrical characteristics across the 0 °C to +70 °C temperature range for the P87C660X2BBD variant.
Does the P87C660X2BBD support a second I²C interface?
No, the P87C660X2BBD supports only one I²C interface (SCL0/SDA0). The second I²C port (SCL1/SDA1) is exclusive to the P87C661X2 series, as clearly differentiated in the Selection Table, Block Diagram footnote "1. 2nd I2C on P8xC661X2 only", and pin descriptions where SCL1/SDA1 are marked "P8xC661X2 devices only".
How is the 6-clock vs. 12-clock mode selected on the P87C660X2BBD?
The P87C660X2BBD supports both 6-clock and 12-clock operation. Mode selection is controlled by the X2 bit (CKCON.0) and an OTP bit (OX2). When OX2 is erased, X2 determines mode (X2=1 → 6-clock; X2=0 → 12-clock). When OX2 is programmed (via parallel programmer), it forces 6-clock mode regardless of X2 value - confirmed in Clock Control Register section, page 11.
What package type and lead count does the P87C660X2BBD use?
The P87C660X2BBD uses a 44-lead LQFP package (plastic low-profile quad flat package, body size 10 × 10 × 1.4 mm, SOT389–1), rated for 0 °C to +70 °C operation. This is explicitly stated in the Ordering Information table and Pinning section for LQFP configuration, distinguishing it from the PLCC44 variant (P87C660X2FA).
Can the P87C660X2BBD generate PWM signals, and how many channels are available?
Yes, the P87C660X2BBD generates PWM via its Programmable Counter Array (PCA), supporting up to five independent PWM channels (CEX0–CEX4) using PCA modules 0–4. Each channel can be configured for edge-aligned or center-aligned output with programmable period and duty cycle through CCAPMn and CCAPnL/H registers - detailed in Special Function Registers section, pages 9–10.
P87C660X2BBD,157 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 44-LQFP
- Series:
- 87C
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 33MHz
- Connectivity:
- EBI/EMI, I2C, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 32
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- OTP
- EEPROM Size:
- -
- RAM Size:
- 512 x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
P87C660X2BBD,157 FAQ
1.How can I place an order for P87C660X2BBD,157 through Aetrix?
Please submit a Request for Quotation (RFQ) for P87C660X2BBD,157 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P87C660X2BBD,157 reliable?
The price and inventory of P87C660X2BBD,157 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P87C660X2BBD,157 is usually 5 days.
3.What payment methods are accepted for P87C660X2BBD,157?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P87C660X2BBD,157 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P87C660X2BBD,157?
P87C660X2BBD,157 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P87C660X2BBD,157 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P87C660X2BBD,157?
For technical support, including P87C660X2BBD,157 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P87C660X2BBD,157 requirements.
6.How does Aetrix verify that P87C660X2BBD,157 is sourced from the original manufacturer or authorized distributors?
All P87C660X2BBD,157 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P87C660X2BBD,157 meets industry standards.
7.What is the process for return or replacement of P87C660X2BBD,157?
All P87C660X2BBD,157 units undergo pre-shipment inspection (PSI). If there is an issue with P87C660X2BBD,157, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P87C660X2BBD,157 part is unused and in its original packaging.
Return procedure for P87C660X2BBD,157:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P87C660X2BBD,157 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

