NXP Semiconductors P87LPC761BDH,112
- Part No.:
- P87LPC761BDH,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
P87LPC761BDH,112.pdf
- Description:
- IC MCU 8BIT 2KB OTP 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,467
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P87LPC761BDH,112 from NXP Semiconductors (formerly Philips) is a 16-pin, low-power, OTP-based 80C51-compatible microcontroller optimized for cost-sensitive embedded control applications. It integrates 2 kbyte EPROM code memory, 128 byte RAM, two analog comparators, full-duplex UART, I²C interface, watchdog timer with on-chip oscillator, and programmable port configurations - enabling self-contained operation in battery-powered sensors and simple industrial controllers.
For engineers reviewing the P87LPC761BDH,112 datasheet, P87LPC761BDH,112 pinout, P87LPC761BDH,112 application, or P87LPC761BDH,112 equivalent, key selection criteria include its 2.7–6.0 V operating range, 20 MHz max clock (at 4.5–6.0 V), TSSOP16 package, dual comparator inputs/outputs, and support for idle/power-down modes with 1 µA typical current.
Technical Context
The P87LPC761BDH,112 implements an accelerated 80C51 CPU core executing instructions in 6 or 12 oscillator cycles - delivering 300–600 ns instruction cycle times at 20 MHz. Its internal architecture includes dedicated SFRs for comparator control (CMP1#/CMP2#), I²C management (I2CON#/I2CFG#), and power monitoring (PCON, WDCON#).
It supports multiple oscillator options - crystal/resonator (X1/X2), on-chip RC, or external clock - selectable via EPROM configuration bits. Port I/O is fully configurable per pin: quasi-bidirectional, open-drain, push-pull, or input-only, with Schmitt-trigger inputs and 20 mA LED drive capability on all pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Accelerated 80C51 executing at 2× speed of standard 80C51; 6-cycle machine cycle enables 20 MHz operation with 300 ns min. instruction time. |
| Memory | 2 kbyte on-chip OTP EPROM (user-programmable), 128 byte RAM, 32-byte customer code space for serialization or calibration data. |
| Operating Voltage | 2.7 V to 6.0 V - supports single-supply battery operation (e.g., 3 V coin cell or 5 V rail) without level-shifting. |
| Power Modes | Idle mode halts CPU while peripherals run; Power Down mode draws ≤1 µA typical - enables multi-year battery life in wake-on-interrupt designs. |
| Peripherals | Two 16-bit timers/counters, full-duplex UART with 4 baud rate modes, I²C master/slave interface, two analog comparators with reference input (CMPREF), and 6-keypad interrupt inputs. |
| Package | TSSOP16 (SOT403-1), 4.4 mm body width - surface-mount compatible with high-density PCB layouts and automated assembly. |
| Max Clock | 20 MHz at VDD = 4.5–6.0 V; 10 MHz at VDD = 2.7–6.0 V - frequency scaling tied directly to supply voltage for robust low-voltage operation. |
Pinout & Package
Package: Plastic thin shrink small outline package (TSSOP16), 16 leads, 4.4 mm body width (SOT403-1). Pin pitch: 0.65 mm. RoHS-compliant, lead-free finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CMP2/P0.0) | Comparator 2 output / Port 0 bit 0 | Dual-function pin: delivers comparator decision logic or serves as general-purpose I/O with configurable drive mode. |
| 2 (P1.7) | Port 1 bit 7 | Configurable I/O with Schmitt-trigger input option; supports keypad interrupt or general control signal routing. |
| 3 (RST/P1.5) | Reset input / Port 1 bit 5 | Active-low hardware reset; when disabled via EPROM config, functions as Schmitt-trigger input only. |
| 4 (VSS) | Ground reference | 0 V return path for digital and analog circuitry; requires low-impedance connection to minimize noise coupling. |
| 5 (X1/P2.1) | Oscillator input / Port 2 bit 1 | Accepts crystal/resonator or external clock; when used as port pin, operates as Schmitt-trigger input. |
| 6 (X2/CLKOUT/P2.0) | Oscillator output / Clock out / Port 2 bit 0 | Drives crystal/resonator; alternatively outputs divided CPU clock (÷6) for system timing distribution or test probing. |
| 7 (SDA/INT0/P1.3) | I²C data / External interrupt 0 / Port 1 bit 3 | Open-drain I²C bus node; also accepts asynchronous edge-triggered interrupt - critical for event-driven sensor polling. |
| 8 (SCL/T0/P1.2) | I²C clock / Timer 0 input / Port 1 bit 2 | Open-drain I²C clock line; doubles as external counter input for frequency measurement or pulse counting. |
| 11 (P0.1/CIN2B) | Comparator 2 positive input B / Port 0 bit 1 | Analog input for second comparator; shares pin with GPIO - requires careful analog/digital partitioning in layout. |
| 13 (P0.4/CIN1A) | Comparator 1 positive input A / Port 0 bit 4 | Primary analog sensing node for comparator 1; supports differential or single-ended voltage monitoring. |
| 14 (P0.5/CMPREF) | Comparator reference (negative) input | Dedicated analog reference input shared by both comparators - enables precise threshold detection without external resistors. |
| 15 (P0.6/CMP1) | Comparator 1 output / Port 0 bit 6 | Direct comparator result output; usable as wake-up source or logic-level control signal without software overhead. |
| 16 (P1.0/TxD) | UART transmit output / Port 1 bit 0 | Asynchronous serial output with TTL-level signaling; supports direct connection to RS-232 transceivers or logic-level debug interfaces. |
Key Features
| Feature | Design Value |
|---|---|
| On-chip RC oscillator | Eliminates external crystal/resonator - reduces BOM count and board space in cost-constrained designs. |
| Programmable port output types | Per-pin selection of quasi-bidirectional, open-drain, push-pull, or input-only modes - simplifies interface to diverse peripherals (LEDs, switches, I²C, UART). |
| Dual analog comparators | Independent A/B inputs per comparator with shared CMPREF - enables window detection, overvoltage/undervoltage monitoring, or zero-crossing sensing. |
| Watchdog timer with independent oscillator | Self-contained fail-safe reset generation - no external components required; timeout selectable across 8 values for flexible system recovery timing. |
| Low-voltage brownout detection | Two preset thresholds (2.5 V or 3.8 V) configurable as reset or interrupt - ensures deterministic shutdown before logic corruption occurs. |
| 32-byte customer code space | Non-volatile storage for device-specific calibration data, serial numbers, or configuration flags - accessible via MOVC without consuming main EPROM space. |
Applications
| Smart Sensor Node | Industrial Control Panel |
|---|---|
Use Scenario: Battery-powered temperature/humidity sensor with local threshold alerting and I²C communication to host MCU. IC Role / Device Role / Timing Role: Primary controller executing sensor polling, comparator-based alarm triggering, and I²C slave messaging. Use Value: Ultra-low 1 µA Power Down current extends battery life to >5 years; dual comparators enable simultaneous high/low limit detection without CPU intervention. | Use Scenario: Front-panel keypad interface with LED status indicators and UART diagnostics in HVAC control unit. IC Role / Device Role / Timing Role: Dedicated keypad scan and LED driver managing 6-button matrix and 4 status LEDs. Use Value: 20 mA per-pin LED drive eliminates external drivers; 6-keypad interrupt inputs reduce polling overhead and improve response latency. |
| Power Supply Monitor | Legacy Equipment Interface Adapter |
Use Scenario: Standalone brownout detector and reset generator for 5 V/3.3 V systems with graceful shutdown sequencing. IC Role / Device Role / Timing Role: Analog monitor detecting supply sag and asserting reset or generating interrupt to main processor. Use Value: Configurable 2.5 V/3.8 V brownout thresholds and separate interrupt/reset functionality allow safe state preservation before power loss. | Use Scenario: Protocol translator bridging RS-232 serial commands from legacy PC to modern I²C sensor network. IC Role / Device Role / Timing Role: UART-to-I²C bridge handling command parsing, address translation, and error-checked packet forwarding. Use Value: Integrated UART + I²C + 2 kbyte EPROM enables firmware-defined protocol mapping without external memory or logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT89LP2052-20PU | 2 kB Flash (not OTP), 20 MHz max, 20-pin PDIP only - lacks comparators, I²C, and TSSOP package. | Requires external level-shifting for 3 V operation; no analog comparison capability limits sensor integration. | Choose for field-reprogrammable firmware where OTP permanence is not required and analog features are unnecessary. |
| STM8S003F3P6 | 16 MHz max, 8 kB Flash, 128 byte RAM, 1 comparator, no I²C - offers enhanced peripherals (ADC, SPI) but larger footprint (20-pin TSSOP). | Higher code density and ADC support suit more complex control loops, but single comparator reduces dual-threshold monitoring capability. | Prefer when migrating to ARM-based toolchains or requiring analog-to-digital conversion alongside basic control. |
Compared with AT89LP2052-20PU and STM8S003F3P6, the P87LPC761BDH,112 uniquely combines OTP security, dual comparators, I²C, and TSSOP16 packaging in a single-chip solution - making it optimal for fixed-function, space-constrained, analog-aware embedded nodes where reprogramming is not needed.
Availability
P87LPC761BDH,112 is available at Aetrix Electronics and suitable for smart sensor nodes, industrial control panels, power supply monitors, and legacy equipment interface adapters requiring stable component supply and long-term manufacturability.
Supply support for P87LPC761BDH,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company formed from the spin-off of Philips Semiconductors in 2006, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The P87LPC761BDH,112 belongs to NXP's legacy LPC700 family - designed specifically for ultra-low-cost, low-pin-count embedded control where integration of analog monitoring, serial interfaces, and minimal external components is essential.
FAQ
What is the maximum operating frequency of the P87LPC761BDH,112 and under what conditions?
The P87LPC761BDH,112 supports up to 20 MHz operation when VDD is between 4.5 V and 6.0 V. At lower supply voltages (2.7–6.0 V), the maximum frequency is reduced to 10 MHz to ensure reliable timing margins. This voltage-dependent frequency scaling is hardwired in silicon and cannot be overridden by software configuration. The P87LPC761BDH,112 achieves this performance using an accelerated 80C51 core with 6-cycle machine cycles.
Does the P87LPC761BDH,112 support in-system programming (ISP) or require external EPROM programmers?
The P87LPC761BDH,112 uses one-time-programmable (OTP) EPROM memory and does not support in-system programming. Programming must be performed using a dedicated parallel EPROM programmer prior to soldering. Serial EPROM programming is supported during production via dedicated pins, but once programmed, the code cannot be erased or rewritten. The P87LPC761BDH,112 includes two EPROM security bits to prevent unauthorized readout of firmware.
How many analog comparators does the P87LPC761BDH,112 integrate, and what are their key electrical characteristics?
The P87LPC761BDH,112 integrates two independent analog comparators (CMP1 and CMP2), each with dedicated positive inputs (CIN1A/CIN1B and CIN2A/CIN2B) and a shared negative reference input (CMPREF). Input offset voltage is typically ±5 mV, propagation delay is <1.5 µs at 5 V, and common-mode input range extends from VSS to VDD – 1.0 V. The P87LPC761BDH,112 allows comparator outputs to generate interrupts or toggle port pins directly - bypassing CPU polling.
Can the P87LPC761BDH,112 operate without any external passive components?
Yes - the P87LPC761BDH,112 can operate with only VDD and VSS connections when configured for on-chip RC oscillator and internal power-on reset. Its integrated RC oscillator eliminates the need for external crystals or capacitors, and the on-chip power-on reset circuit removes the requirement for external reset ICs or RC networks. This makes the P87LPC761BDH,112 ideal for minimalist designs where board space and BOM count are critical constraints.
What I/O configuration options are available on the P87LPC761BDH,112 port pins, and how are they controlled?
The P87LPC761BDH,112 supports four I/O modes per pin: quasi-bidirectional, open-drain, push-pull, and input-only. These are selected via two dedicated Special Function Registers per port (e.g., P0M1# and P0M2# for Port 0). Configuration is static after reset or runtime reprogramming - no automatic mode switching. Each pin's mode is set independently, allowing mixed configurations on the same port. The P87LPC761BDH,112 also supports selectable Schmitt-trigger inputs for noise immunity on all configurable ports.
P87LPC761BDH,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Series:
- LPC700
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 20MHz
- Connectivity:
- I2C, UART/USART
- Peripherals:
- Brown-out Detect/Reset, LED, POR, WDT
- Number of I/O:
- 14
- Program Memory Size:
- 2KB (2K x 8)
- Program Memory Type:
- OTP
- EEPROM Size:
- -
- RAM Size:
- 128 x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 6V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
P87LPC761BDH,112 FAQ
1.How can I place an order for P87LPC761BDH,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for P87LPC761BDH,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P87LPC761BDH,112 reliable?
The price and inventory of P87LPC761BDH,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P87LPC761BDH,112 is usually 5 days.
3.What payment methods are accepted for P87LPC761BDH,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P87LPC761BDH,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P87LPC761BDH,112?
P87LPC761BDH,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P87LPC761BDH,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P87LPC761BDH,112?
For technical support, including P87LPC761BDH,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P87LPC761BDH,112 requirements.
6.How does Aetrix verify that P87LPC761BDH,112 is sourced from the original manufacturer or authorized distributors?
All P87LPC761BDH,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P87LPC761BDH,112 meets industry standards.
7.What is the process for return or replacement of P87LPC761BDH,112?
All P87LPC761BDH,112 units undergo pre-shipment inspection (PSI). If there is an issue with P87LPC761BDH,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P87LPC761BDH,112 part is unused and in its original packaging.
Return procedure for P87LPC761BDH,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P87LPC761BDH,112 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

