NXP Semiconductors P87LPC761BN,112
- Part No.:
- P87LPC761BN,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
P87LPC761BN,112.pdf
- Description:
- IC MCU 8BIT 2KB OTP 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,922
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P87LPC761BN,112 from NXP Semiconductors (formerly Philips) is a 16-pin, low-power, OTP-based 80C51-compatible microcontroller optimized for cost-sensitive embedded control applications. It integrates 2 kbyte on-chip EPROM, 128 byte RAM, two analog comparators, full-duplex UART, I²C interface, watchdog timer with independent oscillator, and programmable port configurations - enabling compact sensor interfaces, LED controllers, and keypad-based appliances operating from 2.7 V to 6.0 V.
For engineers reviewing the P87LPC761BN,112 datasheet, P87LPC761BN,112 pinout, P87LPC761BN,112 application, or P87LPC761BN,112 equivalent, key selection considerations include its 20 MHz/10 MHz dual-voltage clock operation, 1 µA Power Down current, quasi-bidirectional/open-drain/push-pull I/O flexibility, on-chip RC oscillator option, and 32-byte customer code space for device serialization.
Technical Context
The P87LPC761BN,112 implements an accelerated 80C51 core executing instructions in 300–600 ns at 20 MHz (VDD = 4.5–6.0 V), with selectable standard 80C51 timing via CLKR bit. Its CPU clock derives from user-configurable sources: high/medium/low-frequency crystal, external clock, or on-chip RC oscillator - all selected by EPROM configuration bits.
It features two 16-bit timers (one supporting port-output toggle on overflow), four interrupt priority levels, six keypad interrupt inputs (P0.x), two external interrupts (INT0, INT1), and dual analog comparators with internal reference and interrupt capability - all managed through dedicated SFRs including CMP1#, CMP2#, and IEN1#.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Accelerated 80C51 CPU; executes all instructions except MUL/DIV in 6 or 12 clocks (vs. 12/24 in standard 80C51). |
| Memory | 2 kbyte on-chip OTP EPROM + 128 byte RAM + 32-byte customer code space for serialization or calibration data. |
| Operating Voltage | 2.7 V to 6.0 V; supports 10 MHz operation down to 2.7 V and 20 MHz at ≥4.5 V - enabling single-supply battery or industrial rail use. |
| Power Modes | Idle mode (CPU halted, peripherals active) and Power Down mode (1 µA typical); wakeup via low-level interrupt on any configured I/O pin. |
| Peripherals | Full-duplex UART, I²C bus interface, two analog comparators with internal reference, watchdog timer with independent oscillator, and keyboard interrupt (KBI) on P0 pins. |
| Oscillator Options | Configurable via EPROM: crystal/resonator (X1/X2), external clock input, or on-chip RC oscillator - eliminating need for external timing components in many designs. |
| I/O Flexibility | 11–14 configurable I/O pins; each port pin supports quasi-bidirectional, open-drain, push-pull, or input-only modes via PnM1#/PnM2# SFRs. |
Pinout & Package
Package: 16-pin plastic dual in-line package (DIP16), 300 mil body width, SOT38-1 footprint. Compatible with through-hole assembly and socket-based prototyping.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CMP2/P0.0) | Comparator 2 output / Port 0 bit 0 | Drives logic-high/low comparator result; configurable as general-purpose I/O with selectable output mode. |
| 2 (P1.7) | Port 1 bit 7 | General-purpose I/O with Schmitt trigger input option; supports keypad interrupt when enabled. |
| 3 (RST/P1.5) | Reset input / Port 1 bit 5 | Active-low hardware reset; reconfigurable as Schmitt-trigger input only when EPROM config disables reset function. |
| 4 (VSS) | Ground reference | 0 V return path for digital and analog circuitry; requires low-impedance connection to minimize noise coupling. |
| 5 (X1/P2.1) | Oscillator input / Port 2 bit 1 | Crystal/resonator or external clock input; functions as general I/O only when on-chip RC oscillator is selected. |
| 6 (X2/CLKOUT/P2.0) | Oscillator output / Clock out / Port 2 bit 0 | Drives crystal; outputs CPU clock divided by 6 when enabled - useful for system synchronization or debugging. |
| 7 (SDA/INT0/P1.3) | I²C data / External interrupt 0 / Port 1 bit 3 | Open-drain I²C bus node; double-function interrupt input; supports edge-triggered wake-up from Power Down. |
| 8 (SCL/T0/P1.2) | I²C clock / Timer 0 input / Port 1 bit 2 | Open-drain I²C clock; accepts external pulses for counter mode; toggles on overflow when configured as timer output. |
| 11 (P0.1/CIN2B) | Comparator 2 positive input B / Port 0 bit 1 | Analog input for comparator 2; shares pin with general I/O - requires careful routing to avoid digital noise coupling. |
| 13 (P0.4/CIN1A) | Comparator 1 positive input A / Port 0 bit 4 | Dedicated analog input for comparator 1; used with CIN1B (P0.3) and CMPREF (P0.5) to form voltage window detector. |
| 14 (P0.5/CMPREF) | Comparator reference (negative) input | Common reference node for both comparators; internally connected to bandgap reference or externally driven. |
| 15 (P0.6/CMP1) | Comparator 1 output / Port 0 bit 6 | Logic-level output of comparator 1; drives interrupt flag or external logic without external pull-up. |
| 16 (P1.0/TxD) | UART transmit output / Port 1 bit 0 | Asynchronous serial output; supports TTL-level communication; slew-rate controlled to reduce EMI. |
| 9 (P1.1/RxD) | UART receive input / Port 1 bit 1 | TTL-level serial input; includes Schmitt trigger for noise immunity on noisy boards or long traces. |
| 10 (P1.2/SCL) | I²C clock / Port 1 bit 2 | Reused pin; open-drain output ensures I²C bus compliance; requires external pull-up resistor. |
| 12 (VDD) | Power supply | Primary supply for digital core, peripherals, and I/O drivers; decoupling capacitor required near pin. |
Key Features
| Feature | Design Value |
|---|---|
| Accelerated 80C51 Core | Twice the instruction throughput of standard 80C51 at same clock frequency - reduces code size and latency in time-critical routines. |
| On-Chip RC Oscillator | Eliminates external crystal/resonator; factory-trimmed for ±10% accuracy - ideal for cost-driven consumer products. |
| Programmable I/O Output Types | Per-pin selection of quasi-bidirectional, open-drain, push-pull, or input-only modes - simplifies interface to LEDs, switches, I²C, and legacy logic. |
| Dual Analog Comparators | Independent hysteresis and reference options; interrupt-capable outputs - enables zero-crossing detection, battery monitoring, and threshold alarms without ADC. |
| Low-Power Operation | 1 µA typical Power Down current with wake-up on any I/O pin - extends battery life in remote sensors and portable devices. |
| Customer Code Space | 32-byte EPROM area accessible via MOVC - stores unique identifiers, calibration coefficients, or security keys without external memory. |
Applications
| Smart Appliance Control | Industrial Sensor Interface |
|---|---|
Use Scenario: Microcontroller in washing machine control board managing motor sequencing, water level sensing, and user interface. IC Role / Device Role / Timing Role: Primary system controller executing state-machine logic, reading analog pressure sensor via comparators, driving LED indicators, and communicating with display via UART. Use Value: Integrated comparators replace discrete op-amp circuits; 2 kbyte OTP stores firmware and model-specific parameters; low-voltage reset ensures safe shutdown during brownout. | Use Scenario: Standalone temperature/humidity monitor with local LED status and RS-232 output to PLC. IC Role / Device Role / Timing Role: Signal conditioner and protocol translator - digitizing analog sensor outputs using comparator thresholds, formatting data via UART, and managing power cycling. Use Value: On-chip RC oscillator eliminates timing component cost; 2.7–6.0 V operation accommodates wide industrial supply rails; 1 µA Power Down extends maintenance-free operation. |
| LED Lighting Controller | Keypad-Based Security Panel |
Use Scenario: Dimmable LED driver module controlling brightness via PWM and responding to ambient light changes. IC Role / Device Role / Timing Role: Real-time PWM generator (using Timer 1), analog comparator for light-sensing feedback, and UART for configuration updates. Use Value: Push-pull I/O drives LEDs directly at 20 mA; slew-rate controlled outputs minimize EMI in lighting environments; customer code space stores dimming curve profiles. | Use Scenario: Entry keypad for access control system detecting keypresses and triggering alarm if tampered. IC Role / Device Role / Timing Role: Keypad scanner using KBI on P0 pins, watchdog supervisor for firmware integrity, and UART for event logging to central hub. Use Value: Six dedicated KBI inputs simplify matrix scanning; watchdog with independent oscillator detects lockup even if main clock fails; low-voltage reset prevents erratic behavior during power sag. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PCA9306,118 | Level-shifting I²C buffer IC - not a microcontroller; lacks CPU, memory, timers, UART, or comparators. | Used only for voltage translation between I²C buses; cannot replace P87LPC761BN,112 in control or sensing roles. | Select only when interfacing mixed-voltage I²C peripherals - never as functional substitute. |
| AT89C2051-24PU | 8051-compatible MCU with 2 kbyte Flash (not OTP), no I²C, no analog comparators, no on-chip RC oscillator, and only one hardware interrupt source. | Suitable for simple code-execution tasks but lacks integrated analog sensing, multi-master I²C, and low-power modes critical to P87LPC761BN,112 applications. | Consider only for legacy 8051 designs requiring Flash reprogrammability and no analog/peripheral integration. |
Compared with PCA9306,118 and AT89C2051-24PU, the P87LPC761BN,112 uniquely combines OTP program storage, dual analog comparators, I²C interface, and ultra-low-power operation in a 16-pin DIP - making it irreplaceable in cost-constrained, sensor-rich embedded systems where peripheral integration reduces BOM count and layout complexity.
Availability
P87LPC761BN,112 is available at Aetrix Electronics and suitable for smart appliance control, industrial sensor interface, LED lighting control, and keypad-based security panels requiring stable component supply across extended production lifecycles.
Supply support for P87LPC761BN,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company formed from the spin-off of Philips Semiconductors in 2006, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The P87LPC761BN,112 belongs to NXP's legacy LPC700 family of low-pin-count 80C51 microcontrollers, designed specifically for cost-sensitive, space-constrained embedded control applications demanding high integration without external support components.
FAQ
What is the maximum operating frequency of the P87LPC761BN,112 and under what voltage conditions?
The P87LPC761BN,112 operates up to 20 MHz when supplied at 4.5 V to 6.0 V, and up to 10 MHz at 2.7 V to 6.0 V. This dual-speed specification allows designers to optimize performance versus power consumption across varying supply conditions. The P87LPC761BN,112 achieves this using an accelerated 80C51 core with 6-clock machine cycles, delivering twice the instruction throughput of standard 80C51 parts at the same frequency.
Does the P87LPC761BN,112 support in-system programming or require external EPROM programmers?
The P87LPC761BN,112 uses One-Time Programmable (OTP) EPROM and requires parallel programming via a dedicated EPROM programmer before soldering - it does not support in-system or in-circuit reprogramming. Serial EPROM programming is supported during production, but once programmed, the code memory cannot be erased or rewritten. The P87LPC761BN,112 includes two EPROM security bits to prevent unauthorized readout of sensitive firmware.
How many I/O pins are available on the P87LPC761BN,112 and what configuration options do they support?
The P87LPC761BN,112 provides a minimum of 11 dedicated I/O pins, expandable to 14 when using on-chip oscillator and reset options to free up X1, X2, and RST pins. Each I/O pin supports programmable output types - quasi-bidirectional, open-drain, push-pull, or input-only - controlled via SFRs P0M1#, P0M2#, P1M1#, P1M2#, and P2M1#. This flexibility enables direct LED drive (20 mA), I²C bus compliance, and noise-immune digital input.
What analog functions are integrated into the P87LPC761BN,112 and how are they implemented?
The P87LPC761BN,112 integrates two independent analog comparators (CMP1 and CMP2) with selectable hysteresis, internal reference voltage (CMPREF), and interrupt capability. Comparator inputs (CIN1A/CIN1B, CIN2A/CIN2B) are mapped to specific port pins, allowing direct connection to external sensors or voltage dividers. The P87LPC761BN,112 does not include an ADC; instead, it uses comparator outputs for threshold detection, window monitoring, or zero-crossing sensing - reducing component count in simple analog decision applications.
What power-saving modes does the P87LPC761BN,112 offer and how is wake-up handled?
The P87LPC761BN,112 supports Idle mode (CPU halted, peripherals active) and Power Down mode (1 µA typical current). In Power Down mode, execution resumes upon any low-level interrupt on a configured I/O pin - including external interrupts (INT0/INT1), keypad interrupts (KBI on P0.x), or comparator interrupts. The P87LPC761BN,112 also includes Brownout Detection and Power-On Reset to ensure reliable startup and graceful shutdown during supply fluctuations.
P87LPC761BN,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Series:
- LPC700
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 20MHz
- Connectivity:
- I2C, UART/USART
- Peripherals:
- Brown-out Detect/Reset, LED, POR, WDT
- Number of I/O:
- 14
- Program Memory Size:
- 2KB (2K x 8)
- Program Memory Type:
- OTP
- EEPROM Size:
- -
- RAM Size:
- 128 x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 6V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
P87LPC761BN,112 FAQ
1.How can I place an order for P87LPC761BN,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for P87LPC761BN,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P87LPC761BN,112 reliable?
The price and inventory of P87LPC761BN,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P87LPC761BN,112 is usually 5 days.
3.What payment methods are accepted for P87LPC761BN,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P87LPC761BN,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P87LPC761BN,112?
P87LPC761BN,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P87LPC761BN,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P87LPC761BN,112?
For technical support, including P87LPC761BN,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P87LPC761BN,112 requirements.
6.How does Aetrix verify that P87LPC761BN,112 is sourced from the original manufacturer or authorized distributors?
All P87LPC761BN,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P87LPC761BN,112 meets industry standards.
7.What is the process for return or replacement of P87LPC761BN,112?
All P87LPC761BN,112 units undergo pre-shipment inspection (PSI). If there is an issue with P87LPC761BN,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P87LPC761BN,112 part is unused and in its original packaging.
Return procedure for P87LPC761BN,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P87LPC761BN,112 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

