My Inquiry
My Account
NXP Semiconductors P87LPC762BDH,512
- Part No.:
- P87LPC762BDH,512
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
P87LPC762BDH,512.pdf
- Description:
- IC MCU 8BIT 2KB OTP 20TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,210
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P87LPC762BDH,512 from NXP Semiconductors (formerly Philips) is a 20-pin, low-power, OTP-based 80C51-compatible microcontroller with 2 kbyte on-chip EPROM, 128 byte RAM, dual analog comparators, I²C interface, full-duplex UART, and programmable port configurations. It operates from 2.7 V to 6.0 V and supports up to 20 MHz clocking at 5 V, targeting cost-sensitive embedded control in industrial sensors and appliance interfaces.
For engineers reviewing the P87LPC762BDH,512 datasheet, P87LPC762BDH,512 pinout, P87LPC762BDH,512 application, or P87LPC762BDH,512 equivalent, key selection criteria include its integrated watchdog timer with independent oscillator, selectable brownout reset thresholds, quasi-bidirectional/open-drain/push-pull I/O modes, 20 mA LED drive capability per pin, and support for in-circuit serial EPROM programming with two security bits.
Technical Context
The P87LPC762BDH,512 implements an accelerated 80C51 core executing instructions in 300–600 ns at 20 MHz (VDD = 4.5–6.0 V), with dual 16-bit timers supporting overflow toggle outputs and UART baud rate generation via Timer 1. Its analog subsystem includes two independent comparators with configurable reference inputs and interrupt capability.
Power management features include Idle and Power Down modes with typical 1 µA current in Power Down, wake-up via low-level external interrupts, on-chip power-on reset, and brownout detection with interrupt option. Oscillator options include crystal/resonator, internal RC, and external clock input - all selected via EPROM configuration bits.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Accelerated 80C51 CPU executing all instructions (except MUL/DIV) in 6 clock cycles; 2× speed vs standard 80C51. |
| Memory | 2 kbyte on-chip OTP EPROM code memory + 128 byte RAM + 32-byte customer code space for serialization or calibration data. |
| Operating Voltage | 2.7 V to 6.0 V digital supply range; enables direct battery operation (e.g., 3 V coin cell or 5 V rail) without level-shifting. |
| Max Clock Frequency | 20 MHz at 4.5–6.0 V; 10 MHz at 2.7–6.0 V - supports high-speed communication while maintaining low-voltage compatibility. |
| I/O Capability | 15–18 configurable I/O pins; each supports quasi-bidirectional, open-drain, push-pull, or input-only mode with Schmitt-trigger inputs. |
| Analog Functions | Dual analog comparators with independent positive inputs (CIN1A/B, CIN2A/B), shared negative reference (CMPREF), and dedicated output pins (CMP1, CMP2). |
| Communication | Full-duplex UART (TxD/RxD), I²C master/slave interface (SCL/SDA), and 8-keypad interrupt inputs (P0.x) for matrix scanning. |
Pinout & Package
Package: 20-pin Thin Small Outline Package (TSSOP), SOT360–1, 4.4 mm × 6.5 mm body, 0.65 mm pitch, lead-free compatible.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 13–20 (P0.0–P0.7) | Port 0 I/O / Comparator / Timer | 8-bit configurable port with comparator outputs (CMP2, CMP1), analog inputs (CIN2B/A, CIN1B/A), reference input (CMPREF), and T1 timer input/output. |
| 2–4, 8–12 (P1.0–P1.7) | Port 1 I/O / Serial / Interrupt | 8-bit configurable port with UART (TxD, RxD), I²C (SCL, SDA), external interrupts (INT0, INT1), timer input (T0), and keypad scan inputs. |
| 6, 7 (P2.0, P2.1) | Port 2 I/O / Oscillator | 2-bit configurable port providing crystal input (X1), clock output (CLKOUT/X2), and oscillator control signals. |
| 5 (VSS) | Ground Reference | 0 V return path for all digital and analog circuitry; requires low-impedance connection to system ground plane. |
| 15 (VDD) | Power Supply | Main supply for core, peripherals, and I/O; powers Idle and Power Down modes; decoupling capacitor required near pin. |
| 4 (RST/P1.5) | Reset Input / Port Pin | Active-low hardware reset input; when configured as port pin, functions as Schmitt-trigger input only. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Watchdog Timer | On-chip oscillator eliminates external components; 8 selectable timeout values enable precise fail-safe timing for safety-critical monitoring. |
| Configurable I/O Drive | Per-pin selection of quasi-bidirectional, open-drain (I²C compliant), push-pull (20 mA sink/source), or input-only mode reduces external logic and improves noise immunity. |
| Low-Voltage Brownout Detection | Two preset thresholds (e.g., 2.5 V or 3.8 V) allow graceful shutdown or interrupt-driven recovery before system instability occurs. |
| In-Circuit EPROM Programming | Serial programming interface enables field firmware updates and production-line device coding without socketing or UV erasers. |
| Controlled Slew Rate Outputs | ~10 ns minimum ramp time on all I/O pins reduces EMI emissions and prevents signal integrity issues in dense PCB layouts. |
Applications
| Industrial Sensor Interface | Home Appliance Control |
|---|---|
Use Scenario: Monitoring temperature, pressure, or fluid level using analog comparators and discrete sensors in factory automation systems. IC Role / Device Role / Timing Role: Microcontroller performing analog threshold detection, UART-based status reporting, and watchdog-monitored state machine execution. Use Value: Dual comparators eliminate external op-amps; built-in brownout reset ensures reliable operation during unstable mains conditions. | Use Scenario: Controlling motor speed, display backlight, and user keypad in washing machines or microwave ovens. IC Role / Device Role / Timing Role: Central controller managing PWM outputs, LED drivers, and matrix keypad scanning with interrupt-driven responsiveness. Use Value: 20 mA per-pin LED drive supports direct segment driving; programmable port modes simplify interconnect with diverse loads. |
| Smart Meter Front-End | Low-Power Remote Node |
Use Scenario: Signal conditioning and tamper detection in electricity/water meters with battery backup. IC Role / Device Role / Timing Role: Low-power MCU handling comparator-based fault sensing, I²C communication with metrology ICs, and secure firmware storage. Use Value: 1 µA Power Down current extends battery life; OTP memory protects meter calibration data from unauthorized access. | Use Scenario: Wireless sensor node endpoint collecting environmental data and transmitting via UART-to-LoRa bridge. IC Role / Device Role / Timing Role: Host MCU managing sleep/wake cycles, sensor polling, and serial data framing for RF module interfacing. Use Value: Accelerated 80C51 core delivers sufficient throughput for protocol stack processing while minimizing active time and energy use. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| P89LPC922FDH | Enhanced 80C51 core with 8 kB flash, 512 B RAM, on-chip debugger; no OTP, higher pin count (28-pin HVQFN). | Requires flash reprogramming infrastructure; better suited for iterative development but lacks OTP security for production firmware. | Select when field firmware updates or debug visibility are required over one-time programmability and cost sensitivity. |
| AT89LP2052-20PU | 8051-compatible with 2 kB flash, 128 B RAM, 20-pin PDIP; no analog comparators, no I²C, lower max frequency (20 MHz at 5 V only). | Lacks integrated analog front-end and I²C, requiring external components for sensor interfacing and multi-device bus communication. | Select for basic control tasks where analog sensing and multi-master bus operation are not needed. |
Compared with P87LPC762BDH,512, the P89LPC922FDH offers greater memory and debug capability at higher cost and complexity, while the AT89LP2052-20PU provides simpler 8051 functionality without integrated analog or I²C - making P87LPC762BDH,512 optimal for cost-constrained, sensor-rich embedded designs needing OTP security and low-power operation.
Availability
P87LPC762BDH,512 is available at Aetrix Electronics and suitable for industrial sensor interface, home appliance control, smart meter front-end, and low-power remote node applications requiring stable component supply and long-term manufacturability.
Supply support for P87LPC762BDH,512 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The P87LPC762BDH,512 belongs to NXP's legacy LPC700 family of low-pin-count 80C51 microcontrollers, designed specifically for cost-sensitive, space-constrained embedded control where integration of analog functions, communication interfaces, and robust power management is essential.
FAQ
What is the maximum operating frequency of the P87LPC762BDH,512 and under what voltage conditions?
The P87LPC762BDH,512 supports a maximum operating frequency of 20 MHz when powered at 4.5 V to 6.0 V, and 10 MHz across the full 2.7 V to 6.0 V range. This dual-frequency capability allows flexible design for both 5 V legacy systems and 3 V battery-powered applications without performance compromise.
Does the P87LPC762BDH,512 support in-system programming, and how is it implemented?
Yes, the P87LPC762BDH,512 supports serial in-circuit EPROM programming via its UART interface using standard ISP protocols. This enables firmware loading and device configuration directly on the target PCB without removing the IC, reducing manufacturing steps and supporting field updates with proper bootloader implementation.
How many analog comparators does the P87LPC762BDH,512 integrate, and what are their key configuration options?
The P87LPC762BDH,512 integrates two independent analog comparators (CMP1 and CMP2). Each accepts two positive inputs (CIN1A/B, CIN2A/B) and shares a common negative reference input (CMPREF). Configuration is performed via dedicated SFRs (CMP1#, CMP2#) to enable/disable, select inputs, and generate interrupts on output transitions.
What power-saving modes are available on the P87LPC762BDH,512, and what is the typical current consumption in the lowest-power state?
The P87LPC762BDH,512 offers Idle and Power Down modes. In Power Down mode, typical current consumption is 1 µA, with wake-up triggered by external interrupts (e.g., INT0, INT1, or keypad inputs). This makes the P87LPC762BDH,512 suitable for battery-operated devices requiring extended standby life.
Can the P87LPC762BDH,512 operate without external oscillator components, and if so, how is this achieved?
Yes, the P87LPC762BDH,512 can operate without external oscillator components using its on-chip RC oscillator option. This mode is selected via EPROM configuration bits, enabling full functionality-including UART and I²C-with only VDD and VSS connections required, significantly simplifying board layout and reducing BOM cost.
P87LPC762BDH,512 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Series:
- LPC700
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 20MHz
- Connectivity:
- I2C, UART/USART
- Peripherals:
- Brown-out Detect/Reset, LED, POR, WDT
- Number of I/O:
- 18
- Program Memory Size:
- 2KB (2K x 8)
- Program Memory Type:
- OTP
- EEPROM Size:
- -
- RAM Size:
- 128 x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 6V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
P87LPC762BDH,512 FAQ
1.How can I place an order for P87LPC762BDH,512 through Aetrix?
Please submit a Request for Quotation (RFQ) for P87LPC762BDH,512 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P87LPC762BDH,512 reliable?
The price and inventory of P87LPC762BDH,512 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P87LPC762BDH,512 is usually 5 days.
3.What payment methods are accepted for P87LPC762BDH,512?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P87LPC762BDH,512 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P87LPC762BDH,512?
P87LPC762BDH,512 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P87LPC762BDH,512 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P87LPC762BDH,512?
For technical support, including P87LPC762BDH,512 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P87LPC762BDH,512 requirements.
6.How does Aetrix verify that P87LPC762BDH,512 is sourced from the original manufacturer or authorized distributors?
All P87LPC762BDH,512 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P87LPC762BDH,512 meets industry standards.
7.What is the process for return or replacement of P87LPC762BDH,512?
All P87LPC762BDH,512 units undergo pre-shipment inspection (PSI). If there is an issue with P87LPC762BDH,512, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P87LPC762BDH,512 part is unused and in its original packaging.
Return procedure for P87LPC762BDH,512:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P87LPC762BDH,512 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
