NXP Semiconductors P87LPC762BN,112
- Part No.:
- P87LPC762BN,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 20-DIP (0.300", 7.62mm)
- Datasheet:
-
P87LPC762BN,112.pdf
- Description:
- IC MCU 8BIT 2KB OTP 20DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,182
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P87LPC762BN,112 from NXP Semiconductors (formerly Philips) is a 20-pin, low-power, OTP-based 80C51-compatible microcontroller with 2 kbyte on-chip EPROM, 128 byte RAM, dual 16-bit timers, two analog comparators, full-duplex UART, and I²C interface - designed for cost-sensitive embedded control in industrial sensors and appliance panels.
For engineers reviewing the P87LPC762BN,112 datasheet, P87LPC762BN,112 pinout, P87LPC762BN,112 application, or P87LPC762BN,112 equivalent, key selection criteria include its 2.7–6.0 V operating range, programmable port configurations (quasi-bidirectional/open-drain/push-pull), on-chip RC oscillator option eliminating external crystals, and 1 µA typical Power Down current.
Technical Context
The P87LPC762BN,112 implements an accelerated 80C51 core executing instructions in 300–600 ns at 20 MHz (VDD = 4.5–6.0 V) or 10 MHz (VDD = 2.7–6.0 V), with 6-clock-cycle machine cycles. Its memory map includes 2 kbyte OTP code space, 32-byte customer code area, and 128 byte RAM - no external memory interface support.
It integrates dual analog comparators with selectable reference (CMPREF), independent configuration registers (CMP1#/CMP2#), comparator interrupt capability, and configurable port inputs with Schmitt triggers. The I²C peripheral supports master/slave operation via dedicated SDA/SCL pins with open-drain output enforcement per specification.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Accelerated 80C51 CPU, 2× instruction throughput vs. standard 80C51 |
| Code Memory | 2 kbyte on-chip OTP EPROM; supports serial in-circuit programming |
| RAM Size | 128 byte on-chip data RAM; no external data memory interface |
| Operating Voltage | 2.7 V to 6.0 V - enables direct battery (3 V) or rail (5 V) operation without level shifters |
| Power Modes | Idle mode and Power Down mode; 1 µA typical current in Power Down with wake-on-interrupt |
| Timers/Counters | Two 16-bit timers (T0/T1); each can toggle a port pin on overflow |
| Communication | Full-duplex UART + hardware I²C interface (SCL/SDA with open-drain control) |
| Analog Functions | Dual analog comparators with internal reference input (CMPREF) and independent enable/control |
Pinout & Package
Package: 20-pin Plastic Dual In-Line Package (DIP), SOT146–1 footprint, 2.54 mm pitch, through-hole mounting.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CMP2/P0.0) | Comparator 2 output / Port 0 bit 0 | Configurable I/O; outputs comparator result or general-purpose signal |
| 2–4, 8–12 (P1.x) | Port 1 I/O with special functions | Includes TxD/RxD (pins 12/11), INT0/INT1 (pins 9/8), T0 (pin 10), SCL/SDA (pins 10/9) |
| 5 (VSS) | Ground reference | 0 V return path for digital and analog circuits; decoupling required near pin |
| 6 (X1/P2.1) | Oscillator input / Port 2 bit 1 | Crystal/resonator input or external clock source; Schmitt-triggered |
| 7 (X2/CLKOUT/P2.0) | Oscillator output / Clock out / Port 2 bit 0 | Drives crystal; configurable as divided CPU clock (÷6) when using RC/external clock |
| 13–20 (P0.x) | Port 0 I/O with analog comparator inputs | Includes CIN1A/CIN1B/CIN2A/CIN2B (pins 17–20), CMP1/CMPREF (pins 14/16) |
| 15 (VDD) | Power supply | Single supply for all digital and analog blocks; operates across full 2.7–6.0 V range |
Key Features
| Feature | Design Value |
|---|---|
| Programmable port output types | Per-pin selection of quasi-bidirectional, open-drain, push-pull, or input-only - eliminates external pull-ups for I²C and simplifies LED drive |
| On-chip RC oscillator | Eliminates external crystal/resonator; factory-trimmed for ±10% accuracy at 20 °C - reduces BOM count and PCB area |
| Dual analog comparators | Independent enable/control (CMP1#/CMP2# SFRs); reference input (CMPREF) shared or externally driven - enables threshold detection without ADC |
| Watchdog timer with dedicated oscillator | Separate on-chip RC oscillator ensures watchdog remains active during main oscillator failure - provides fail-safe reset without external components |
| Low-voltage brownout detection | Selectable trip points (2.5 V or 3.5 V); configurable as reset or interrupt - enables graceful shutdown before logic corruption |
| LED drive capability | All port pins sink/source up to 20 mA - allows direct LED connection without external drivers in panel interfaces |
Applications
| Industrial Sensor Interface | Home Appliance Control Panel |
|---|---|
Use Scenario: Monitoring temperature, pressure, or fluid level via resistive or capacitive sensors with analog comparators. IC Role / Device Role / Timing Role: Primary controller performing threshold comparison, UART logging, and local display update. Use Value: Eliminates external comparator ICs and voltage references; 2 kbyte OTP stores calibration constants in 32-byte customer code space. | Use Scenario: Managing keypad inputs, LED indicators, buzzer feedback, and motor control signals in washing machines or microwaves. IC Role / Device Role / Timing Role: System coordinator handling KBI-driven wake-up, LED drive, and UART communication with main MCU. Use Value: 8-keypad interrupt inputs (P0.x) + 20 mA LED drive per pin reduce external logic; Power Down mode cuts standby power to 1 µA. |
| Smart Meter Front-End | Low-Cost IoT Edge Node |
Use Scenario: Detecting tamper events (door open, magnet proximity) and reporting via UART or I²C to metering SoC. IC Role / Device Role / Timing Role: Dedicated tamper monitor with comparator-based sensing and watchdog-secured operation. Use Value: Comparator interrupt wakes device from Power Down; on-chip watchdog with independent oscillator prevents lockup during power dips. | Use Scenario: Battery-powered environmental sensor node aggregating data from discrete analog sensors before transmission. IC Role / Device Role / Timing Role: Local sensor hub managing analog thresholds, UART debug output, and low-power scheduling. Use Value: 2.7–6.0 V operation supports coin-cell (3 V) or Li-ion (3.7 V) directly; RC oscillator removes timing component dependency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT89LP2052-20PU | 2 kB Flash (not OTP), 128 B RAM, same 20-pin DIP, but no analog comparators or I²C | Lacks built-in analog sensing and I²C slave capability - requires external components for comparator-based monitoring | Choose when field reprogrammability is required and analog/I²C functions are handled externally |
| STC11F02E-35I-PDIP20 | 2 kB Flash, 256 B RAM, 20-pin DIP, integrated ADC (10-bit), but no I²C or comparator reference input | Provides ADC instead of dual comparators; no CMPREF pin - limits precision threshold detection without external reference | Prefer when analog measurement resolution > comparator hysteresis is needed, and I²C is not required |
Compared with AT89LP2052-20PU and STC11F02E-35I-PDIP20, the P87LPC762BN,112 uniquely combines OTP security, dual comparators with shared reference, and hardware I²C in a 20-pin DIP - making it optimal for fixed-function, cost-sensitive sensing nodes where external component count must be minimized.
Availability
P87LPC762BN,112 is available at Aetrix Electronics and suitable for industrial sensor interfaces, home appliance control panels, smart meter front-ends, and low-cost IoT edge nodes requiring stable component supply across extended product lifecycles.
Supply support for P87LPC762BN,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company formed from the spin-off of Philips' semiconductor division, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The P87LPC762BN,112 belongs to NXP's legacy LPC700 family of low-pin-count 80C51 derivatives, engineered for high integration and minimal external components in cost-driven embedded control applications.
FAQ
What is the maximum operating frequency of the P87LPC762BN,112 and under what voltage conditions?
The P87LPC762BN,112 operates at up to 20 MHz when VDD is 4.5–6.0 V, and up to 10 MHz when VDD is 2.7–6.0 V. This dual-speed capability allows flexible power/performance trade-offs - for example, running at 10 MHz on 3 V batteries extends runtime while maintaining sufficient throughput for sensor polling and UART communication. The P87LPC762BN,112 achieves this via an accelerated 80C51 core with 6-clock-cycle machine cycles.
Does the P87LPC762BN,112 support in-system programming, and what memory protection features does it offer?
Yes, the P87LPC762BN,112 supports serial EPROM programming for in-circuit production coding. It includes two EPROM security bits that prevent reading of the 2 kbyte OTP code memory, protecting proprietary firmware from reverse engineering. These bits are one-time programmable and irreversible - once set, they permanently disable code readback. The P87LPC762BN,112 also reserves 32 bytes of customer code space for serialization or calibration data, accessible via MOVC instructions.
How many I/O pins are available on the P87LPC762BN,112, and what output configurations do they support?
The P87LPC762BN,112 provides a minimum of 15 configurable I/O pins (P0.0–P0.7, P1.0–P1.7, P2.0–P2.1), expandable to 18 when using on-chip oscillator and reset options. Each pin supports quasi-bidirectional, open-drain, push-pull, or input-only modes via dedicated SFRs (P0M1#/P0M2#, P1M1#/P1M2#). This eliminates need for external pull-ups on I²C lines and enables direct 20 mA LED drive - all configurable per-pin without hardware changes. The P87LPC762BN,112's port flexibility reduces external logic in space-constrained designs.
What analog functions are integrated into the P87LPC762BN,112, and how are they configured?
The P87LPC762BN,112 integrates two independent analog comparators (CMP1 and CMP2) with dedicated control registers (CMP1#, CMP2#), positive inputs (CIN1A/CIN1B, CIN2A/CIN2B), and a shared negative reference input (CMPREF). CMPREF can accept an internal bandgap voltage or external reference. Comparator outputs (CMP1, CMP2) feed directly into interrupt logic, enabling wake-from-Power-Down on threshold crossing. Configuration is done via SFR bits - no external op-amps or resistors required. The P87LPC762BN,112 thus delivers precision analog monitoring within a compact 20-pin package.
What power management features does the P87LPC762BN,112 provide for battery-operated devices?
The P87LPC762BN,112 offers Idle and Power Down modes, with typical Power Down current of 1 µA - ideal for battery-powered applications requiring long sleep intervals. Wake-up is triggered by any enabled interrupt source, including external pins (INT0/INT1), keypad inputs (P0.x), or comparator events. It also includes brownout detection (selectable 2.5 V or 3.5 V trip) and power-on reset, both implemented entirely on-chip. These features allow the P87LPC762BN,112 to operate autonomously across 2.7–6.0 V without external supervisors or reset ICs.
P87LPC762BN,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 20-DIP (0.300", 7.62mm)
- Series:
- LPC700
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 20MHz
- Connectivity:
- I2C, UART/USART
- Peripherals:
- Brown-out Detect/Reset, LED, POR, WDT
- Number of I/O:
- 18
- Program Memory Size:
- 2KB (2K x 8)
- Program Memory Type:
- OTP
- EEPROM Size:
- -
- RAM Size:
- 128 x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 6V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
P87LPC762BN,112 FAQ
1.How can I place an order for P87LPC762BN,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for P87LPC762BN,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P87LPC762BN,112 reliable?
The price and inventory of P87LPC762BN,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P87LPC762BN,112 is usually 5 days.
3.What payment methods are accepted for P87LPC762BN,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P87LPC762BN,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P87LPC762BN,112?
P87LPC762BN,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P87LPC762BN,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P87LPC762BN,112?
For technical support, including P87LPC762BN,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P87LPC762BN,112 requirements.
6.How does Aetrix verify that P87LPC762BN,112 is sourced from the original manufacturer or authorized distributors?
All P87LPC762BN,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P87LPC762BN,112 meets industry standards.
7.What is the process for return or replacement of P87LPC762BN,112?
All P87LPC762BN,112 units undergo pre-shipment inspection (PSI). If there is an issue with P87LPC762BN,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P87LPC762BN,112 part is unused and in its original packaging.
Return procedure for P87LPC762BN,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P87LPC762BN,112 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

