My Inquiry
My Account
NXP Semiconductors P87LPC762FD,512
- Part No.:
- P87LPC762FD,512
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
P87LPC762FD,512.pdf
- Description:
- IC MCU 8BIT 2KB OTP 20SO
- Quantity:
- Payment:
- Shipping:
Inventory:3,284
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
P87LPC762FD,512 from NXP Semiconductors (formerly Philips) is a 20-pin, low-power, OTP-based 80C51-compatible microcontroller with 2 kbyte on-chip EPROM, 128 byte RAM, dual 16-bit timers, two analog comparators, full-duplex UART, and I²C interface - designed for cost-sensitive embedded control in industrial sensors, LED lighting drivers, and appliance panels.
For engineers reviewing the P87LPC762FD,512 datasheet, P87LPC762FD,512 pinout, P87LPC762FD,512 application, or P87LPC762FD,512 equivalent, key selection criteria include its 2.7–6.0 V operating range, programmable port output modes (quasi-bidirectional/open-drain/push-pull), on-chip RC oscillator eliminating external crystals, 1 µA Power Down current, and integrated watchdog timer with independent oscillator.
Technical Context
The P87LPC762FD,512 implements an accelerated 80C51 core executing all instructions (except MUL/DIV) in 300–600 ns at 20 MHz, with 6-clock machine cycles. Its memory map includes 2 kbyte OTP code space, 32-byte customer code area, and 128 byte RAM - no external memory interface support.
Peripherals are tightly integrated: dual analog comparators with selectable reference and interrupt capability; I²C master/slave port with open-drain SCL/SDA pins; UART with four baud rate modes and Timer 1 baud generation; and eight keypad interrupt inputs mapped to Port 0 pins - all configurable via dedicated SFRs including CMP1#, CMP2#, I2CON#, and KBI#.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Accelerated 80C51 CPU, 2× instruction throughput vs standard 80C51, 6-clock cycle per machine cycle. |
| Memory | 2 kbyte on-chip OTP EPROM (code), 128 byte RAM (data), 32-byte customer code space for serialization or calibration data. |
| Operating Voltage | 2.7 V to 6.0 V - enables direct battery operation (e.g., 3× AA or Li-ion) without LDO regulation. |
| Power Modes | Idle mode (CPU halted, peripherals active); Power Down mode (1 µA typical) with wake-up via low-level INT0/INT1 or keypad interrupt. |
| Timers/Counters | Two 16-bit timers (T0, T1); each supports overflow toggle output, gate control, and mode selection (0–3) via TMOD register. |
| Communication | Full-duplex UART (4 modes, software-selectable baud rates); I²C interface (master/slave, open-drain SCL/SDA on P1.2/P1.3). |
| Analog Functions | Two independent analog comparators (CMP1, CMP2) with internal reference (CMPREF), Schmitt-trigger inputs, and interrupt-on-compare-match capability. |
Pinout & Package
Package: 20-pin SO (Small Outline) per SOT163–1 footprint, 7.5 mm × 10.3 mm body, 1.27 mm pitch - compatible with automated SMT assembly and space-constrained PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CMP2/P0.0) | Comparator 2 output / Port 0 bit 0 | Dual-function pin: comparator result output or general-purpose I/O; configured independently via P0M1#/P0M2# SFRs. |
| 13 (P0.6/CMP1) | Comparator 1 output / Port 0 bit 6 | Drives logic-high/low based on CIN1A/CIN1B vs CMPREF comparison; usable as GPIO when comparator disabled. |
| 16 (P0.5/CMPREF) | Comparator reference input | Common negative input for both comparators; accepts internal bandgap (~1.2 V) or external voltage source. |
| 17–20 (P0.4–P0.1) | Comparator positive inputs (CIN1A/B, CIN2A/B) | Four dedicated analog inputs - no ADC conversion; used for threshold detection only. |
| 9 (SDA/INT0/P1.3) | I²C data / External interrupt 0 / Port 1 bit 3 | Open-drain configuration required for I²C compliance; double-interrupt priority level assignable via IP0/IP1 registers. |
| 10 (SCL/T0/P1.2) | I²C clock / Timer 0 input / Port 1 bit 2 | Open-drain output for I²C; external count source for T0 when not used as clock line. |
| 11 (P1.0/TxD) | UART transmit output | Push-pull or quasi-bidirectional drive (configurable); no external driver needed for TTL-level serial communication. |
| 12 (P1.1/RxD) | UART receive input | Schmitt-trigger enabled by default; tolerant of slow-rising/noisy signals in noisy industrial environments. |
Key Features
| Feature | Design Value |
|---|---|
| On-chip RC oscillator | Eliminates need for external crystal/resonator - reduces BOM cost and board space; selectable frequency range via EPROM configuration bits. |
| Configurable port outputs | Each I/O pin supports quasi-bidirectional, open-drain, push-pull, or input-only mode - enables direct LED driving (20 mA), I²C bus termination, and noise-immune sensing. |
| Dedicated watchdog timer | Independent on-chip oscillator ensures reliable reset during system hang or clock failure - no external components required; timeout selectable across 8 values. |
| Low-voltage brownout detection | Two preset thresholds (e.g., 2.5 V / 3.5 V) allow graceful shutdown before supply collapse; configurable as reset or interrupt via PCON and UCFG1. |
| Keypad interrupt (KBI) | Eight-port scan inputs (P0.0–P0.7) generate single interrupt on any key press - reduces polling overhead and extends battery life in handheld devices. |
Applications
| Industrial Sensor Node | LED Lighting Controller |
|---|---|
Use Scenario: Standalone temperature/humidity sensor node powered by 3.3 V coin cell or 2xAA batteries, transmitting status over UART to gateway. IC Role / Device Role / Timing Role: Main controller executing sensor readout, data formatting, and UART transmission; uses on-chip RC oscillator for timing stability and Power Down mode between readings. Use Value: 1 µA Power Down current extends battery life beyond 5 years; built-in brownout detection prevents corrupted transmissions during voltage sag. | Use Scenario: Dimmable LED driver for commercial signage with PWM brightness control and fault reporting via I²C. IC Role / Device Role / Timing Role: System manager handling PWM generation (via Timer 1), thermal monitoring (comparator inputs), and I²C slave communication with master controller. Use Value: Comparator inputs directly monitor LED string voltage/current; open-drain I²C pins eliminate external pull-ups; 20 mA LED drive capability enables status indicator integration. |
| Appliance Control Panel | Smart Meter Interface Module |
Use Scenario: Keypad + display interface for washing machine control board, requiring tactile feedback and low EMI. IC Role / Device Role / Timing Role: Dedicated UI processor scanning matrix keypad (KBI), driving 7-segment display segments, and managing buzzer tone via Timer 0. Use Value: Eight KBI inputs reduce firmware polling load; controlled slew-rate outputs minimize radiated emissions; Schmitt-trigger inputs reject switch bounce noise. | Use Scenario: Isolated communication bridge between metrology ASIC and host MCU in electricity meter, using UART for data forwarding. IC Role / Device Role / Timing Role: Protocol translator converting SPI-like commands from ASIC to UART frames; uses UART Mode 1 with 9600 bps fixed rate and parity checking. Use Value: Full-duplex UART with hardware framing eliminates bit-banging overhead; 2.7–6.0 V operation matches meter's wide-input DC-DC output; OTP security bits prevent firmware extraction. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| P89LPC922FA,512 | Enhanced 80C51 core, 2 kB flash (not OTP), 256 B RAM, same 20-pin SO package, but adds SPI and enhanced ISP. | Requires flash programming infrastructure; better suited for field-upgradable designs where reprogramming is needed. | Select P89LPC922FA,512 if firmware updates in production or service are required; P87LPC762FD,512 remains optimal for fixed-function, high-volume cost-sensitive deployments. |
| AT89LP2052-20PU | 8051-compatible, 2 kB flash, 128 B RAM, 20-pin PDIP only (no SO), no analog comparators or I²C, lower max frequency (20 MHz @ 5 V only). | Lacks comparator and I²C peripherals; limited to DIP hand-soldering or through-hole assembly. | Choose AT89LP2052-20PU only for legacy DIP-based prototyping; P87LPC762FD,512 provides superior peripheral integration and SMT-ready packaging. |
Compared with P89LPC922FA,512 and AT89LP2052-20PU, the P87LPC762FD,512 delivers unique value in ultra-low-power sensor nodes and LED controllers via its 1 µA Power Down mode, dual analog comparators with internal reference, and native I²C support - all in a compact SO package with OTP security.
Availability
P87LPC762FD,512 is available at Aetrix Electronics and suitable for industrial sensor nodes, LED lighting controllers, and appliance control panels requiring stable component supply across extended product lifecycles.
Supply support for P87LPC762FD,512 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications.
The P87LPC762FD,512 belongs to NXP's legacy LPC700 family of low-pin-count 80C51 microcontrollers, engineered for cost-effective, highly integrated control in resource-constrained embedded systems.
FAQ
What is the maximum operating frequency of the P87LPC762FD,512?
The P87LPC762FD,512 operates up to 20 MHz when VDD is 4.5–6.0 V, and up to 10 MHz when VDD is 2.7–6.0 V. Its accelerated 80C51 core executes most instructions in 300–600 ns at 20 MHz - twice the speed of standard 80C51 devices. Frequency selection is determined by oscillator configuration bits programmed into EPROM during manufacturing.
Does the P87LPC762FD,512 support in-system programming?
No, the P87LPC762FD,512 uses One-Time Programmable (OTP) EPROM for code storage and does not support in-system or in-circuit reprogramming. Programming occurs once during production using serial EPROM programmers. The two EPROM security bits prevent unauthorized reading of the firmware, ensuring intellectual property protection for deployed units.
How is the watchdog timer configured on the P87LPC762FD,512?
The P87LPC762FD,512 watchdog timer uses a separate on-chip oscillator and is configured via the WDCON# and WDRST# special function registers. Timeout duration is selectable across eight values using WDS2–WDS0 bits. A valid feed sequence (writing 0x5A then 0xA5 to WDRST#) must occur before timeout to prevent reset - enabling robust recovery from software hangs without external components.
Can the P87LPC762FD,512 operate without an external crystal?
Yes, the P87LPC762FD,512 supports an on-chip RC oscillator option selected via EPROM configuration bits. This allows full operation with only VDD, VSS, and optional reset components - eliminating external crystals, capacitors, or resonators. The RC oscillator provides sufficient accuracy for UART communication, keypad scanning, and non-critical timing functions in cost-sensitive applications.
What are the I/O configuration options for port pins on the P87LPC762FD,512?
Each port pin on the P87LPC762FD,512 supports four output configurations: quasi-bidirectional (default), open-drain (required for I²C), push-pull (for higher drive strength), and input-only. These are set independently per pin using P0M1#/P0M2# and P1M1#/P1M2# SFRs. Additionally, Schmitt-trigger inputs can be enabled/disabled per port to improve noise immunity on digital inputs.
P87LPC762FD,512 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 20-SOIC (0.295", 7.50mm Width)
- Series:
- LPC700
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- 8051
- Core Size:
- 8-Bit
- Speed:
- 20MHz
- Connectivity:
- I2C, UART/USART
- Peripherals:
- Brown-out Detect/Reset, LED, POR, WDT
- Number of I/O:
- 18
- Program Memory Size:
- 2KB (2K x 8)
- Program Memory Type:
- OTP
- EEPROM Size:
- -
- RAM Size:
- 128 x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 6V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
P87LPC762FD,512 FAQ
1.How can I place an order for P87LPC762FD,512 through Aetrix?
Please submit a Request for Quotation (RFQ) for P87LPC762FD,512 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for P87LPC762FD,512 reliable?
The price and inventory of P87LPC762FD,512 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for P87LPC762FD,512 is usually 5 days.
3.What payment methods are accepted for P87LPC762FD,512?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for P87LPC762FD,512 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for P87LPC762FD,512?
P87LPC762FD,512 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your P87LPC762FD,512 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for P87LPC762FD,512?
For technical support, including P87LPC762FD,512 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your P87LPC762FD,512 requirements.
6.How does Aetrix verify that P87LPC762FD,512 is sourced from the original manufacturer or authorized distributors?
All P87LPC762FD,512 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that P87LPC762FD,512 meets industry standards.
7.What is the process for return or replacement of P87LPC762FD,512?
All P87LPC762FD,512 units undergo pre-shipment inspection (PSI). If there is an issue with P87LPC762FD,512, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The P87LPC762FD,512 part is unused and in its original packaging.
Return procedure for P87LPC762FD,512:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
P87LPC762FD,512 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
